

MIPS32TM Architecture For Programmers Volume II: The MIPS32TM Instruction Set

Document Number: MD00086 Revision 2.00 June 9, 2003

MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043-1353

Copyright © 2001-2003 MIPS Technologies Inc. All rights reserved.

Copyright © 2001-2003 MIPS Technologies, Inc. All rights reserved.

Unpublished rights (if any) are reserved under the Copyright Laws of the United States of America.

If this document is provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format), then its use and distribution is subject to a written agreement with MIPS Technologies, Inc. ("MIPS Technologies"). UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF MIPS TECHNOLOGIES.

This document contains information that is proprietary to MIPS Technologies. Any copying, reproducing, modifying, or use of this information (in whole or in part) which is not expressly permitted in writing by MIPS Technologies or a contractually-authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

MIPS Technologies or any contractually-authorized third party reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error of omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Any license under patent rights or any other intellectual property rights owned by MIPS Technologies or third parties shall be conveyed by MIPS Technologies or any contractually-authorized third party in a separate license agreement between the parties.

The information contained in this document shall not be exported or transferred for the purpose of reexporting in violation of any U.S. or non-U.S. regulation, treaty, Executive Order, law, statute, amendment or supplement thereto.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or any contractually-authorized third party.

MIPS[®], R3000[®], R4000[®], R5000[®] and R10000[®] are among the registered trademarks of MIPS Technologies, Inc. in the United States and certain other countries, and MIPS16TM, MIPS16eTM, MIPS32TM, MIPS64TM, MIPS-3DTM, MIPS-basedTM, MIPS IITM, MIPS IIITM, MIPS IVTM, MIPS VTM, MDMXTM, MIPSsimTM, MIPSsimCATM, MIPSsimIATM, QuickMIPSTM, SmartMIPSTM, MIPS Technologies logo, 4KTM, 4KcTM, 4KmTM, 4KeTM, 4KEcTM, 4KEcTM, 4KEmTM, 4KEpTM, 4KSTM, 4KSTM, 5KTM, 5KcTM, 5KfTM, 20KTM, 20KcTM, 25KfTM, R4300TM, ASMACROTM, ATLASTM, BusBridgeTM, CoreFPGATM, CoreLVTM, ECTM, JALGOTM, MALTATM, MGBTM, PDtraceTM, SEAD-2TM, SOC-itTM, The PipelineTM, and YAMONTM are among the trademarks of MIPS Technologies, Inc.

All other trademarks referred to herein are the property of their respective owners.

Table of Contents

Chapter 1 About This Book	1
1.1 Typographical Conventions	1
1.1.1 Italic Text	1
1.1.2 Bold Text	1
1.1.3 Courier Text	1
1.2 UNPREDICTABLE and UNDEFINED	2
1.2.1 UNPREDICTABLE	2
1.2.2 UNDEFINED	
1.3 Special Symbols in Pseudocode Notation	
1.4 For More Information	
Chapter 2 Guide to the Instruction Set	
2.1 Understanding the Instruction Fields	
2.1.1 Instruction Fields	8
2.1.2 Instruction Descriptive Name and Mnemonic	9
2.1.3 Format Field	
2.1.4 Purpose Field	
2.1.5 Description Field	
2.1.6 Restrictions Field	
2.1.7 Operation Field	11
2.1.8 Exceptions Field	11
2.1.9 Programming Notes and Implementation Notes Fields	11
2.2 Operation Section Notation and Functions	
2.2.1 Instruction Execution Ordering	
2.2.2 Pseudocode Functions	
	00
2.3 Op and Function Subfield Notation	
2.3 Op and Function Subfield Notation2.4 FPU Instructions	
 2.3 Op and Function Subfield Notation	
 2.3 Op and Function Subfield Notation	
 2.3 Op and Function Subfield Notation	20
 2.3 Op and Function Subfield Notation	20 20 20 23 23 24
 2.3 Op and Function Subfield Notation	20 20 23 23 23 24 24 24
 2.3 Op and Function Subfield Notation	20 20 23 23 24 24 33 34 34 35
 2.3 Op and Function Subfield Notation	20 20 23 23 23 24 24 33 34 34 35 36
 2.3 Op and Function Subfield Notation	20 20 23 23 23 24 24 33 24 34 35 36 36 37 37 37 37 37 37 37 37 37 37 37 37 37
 2.3 Op and Function Subfield Notation	20 20 20 23 23 24 24 33 34 34 35 36 36 37 38
 2.3 Op and Function Subfield Notation	20 20 20 23 23 24 24 33 34 34 35 36 36 37 38 39 39
 2.3 Op and Function Subfield Notation	20 20 20 23 23 24 33 24 34 35 36 36 37 38 36 37 38 34 35 36 36 37 36 36 37 36 36 36 36 36 36 36 36 36 36
2.3 Op and Function Subfield Notation 2.4 FPU Instructions	20 20 23 24 24 33 34 35 36 36 36 36 36 36 36 36 36 36 36 36 36
2.3 Op and Function Subfield Notation 2.4 FPU Instructions Chapter 3 The MIPS32™ Instruction Set 3.1 Compliance and Subsetting. 3.2 Alphabetical List of Instructions ABS.fmt ADD. ADD.fmt ADDI. ADDU. ALNV.PS AND. AND. ANDI. B BAL.	20 20 20 23 23 24 33 34 34 35 36 36 36 36 36 37 36 36 36 36 36 36 36 36 36 36
2.3 Op and Function Subfield Notation 2.4 FPU Instructions 3.1 Compliance and Subsetting. 3.2 Alphabetical List of Instructions ABS.fmt ADD ADD. ADDI. ADDI. ADDU. ADDI. ADDI. ADDI. ADDI. ADDI. ADDI. ADDI. ADD. ADD. ADD. B. B. BAL. BC1F.	20 20 20 23 23 24 33 34 35 36 36 37 36 37 36 37 38 39 42 44 44 44 44 44 44 44 44 44
2.3 Op and Function Subfield Notation	20 20 20 23 23 24 33 34 35 36 37 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 37 37 37 38 37 47 47 47 47 47 47 47 47 47 4
2.3 Op and Function Subfield Notation	20 20 20 23 23 24 33 34 34 35 36 37 38 39 42 43 44 44 44 44 45 50
2.3 Op and Function Subfield Notation 2.4 FPU Instructions	20 20 20 23 24 33 24 33 34 35 36 36 36 36 36 36 36 36 36 36
2.3 Op and Function Subfield Notation 2.4 FPU Instructions Chapter 3 The MIPS32 [™] Instruction Set 3.1 Compliance and Subsetting	20 20 20 23 24 33 34 35 36 36 36 37 38 39 42 44 44 44 45 55 54 55 54 55
2.3 Op and Function Subfield Notation	20 20 20 23 24 33 34 35 36 36 36 36 36 36 36 36 36 36
2.3 Op and Function Subfield Notation	20 20 20 23 24 33 34 34 35 36 36 37 38 36 37 38 36 37 38 36 37 38 36 37 38 36 37 38 36 37 38 36 37 38 39 39 39 39 30 30 30 30 30 30 30 30 30 30
2.3 Op and Function Subfield Notation	20 20 20 23 23 24 33 34 35 36 37 38 39 42 44 44 44 44 44 44 44 50 55 55 55 55 55 55 55 55 55
2.3 Op and Function Subfield Notation 2.4 FPU Instructions	20 20 20 23 23 24 24 35 36 37 37 36 37 36 37 37 36 37 36 37 37 36 37 37 36 37 36 37 37 36 37 37 37 37 37 37 37 37 37 37
2.3 Op and Function Subfield Notation	20 20 20 23 23 24 33 34 35 36 37 36 37 38 39 42 43 44 44 45 50 52 54 55 56 60 61 62 62 62 62 62 62 62 62 62 62

BGEZL	07
	07
BGIZ	69
BGIZL	70
BLEZ	72
BLEZL	73
BLTZ	75
BLTZAL	76
BLTZALL	77
BLTZL	79
BNE	81
BNEL	82
BREAK	84
C.cond.fmt	85
CACHE	90
CEIL L fmt	97
CELL W fmt	99
CECI	100
CEC2	102
	102
	104
	104
	105
	100
	108
	109
	110
CVT.PS.S.	112
CVT.S.fmt.	114
CVT.S.PL	115
CVT.S.PU	116
CVT.W.fmt	117
DERET	118
DI	120
DIV	122
DIV.fmt	124
DIVU	125
EHB	126
EI	127
EI ERET	127 129
EIERETEXT	127 129 131
EIERETEXTEXTELOOR L fmt	127 129 131 133
EIERETEXTFLOOR.L.fmtFLOOR W fmt	127 129 131 133 135
EIERETEXTFLOOR.L.fmt. FLOOR.W.fmt	127 129 131 133 135 136
EI ERET EXT FLOOR.L.fmt FLOOR.W.fmt INS I	127 129 131 133 135 136 138
EI ERET EXT FLOOR.L.fmt. FLOOR.W.fmt. INS	127 129 131 133 135 136 138
EI ERET EXT FLOOR.L fmt FLOOR.W.fmt INS J JAL	127 129 131 133 135 136 138 139
EI	127 129 131 133 135 136 138 139 140
EI	127 129 131 133 135 136 138 138 139 140 142
EI	127 129 131 133 135 136 138 139 140 142 145
EI	127 129 131 133 135 136 138 139 140 142 147
EI	127 129 131 133 135 136 138 139 140 142 145 147
EI	127 129 131 133 135 136 138 139 140 142 145 147 150 151
EI ERET EXT FLOOR.L.fmt FLOOR.W.fmt INS J JAL JAL JALR JALR JALR JALR HB JR JR JR JR JR HB LB	127 129 131 133 135 136 138 139 140 142 145 147 150 151 152
EI ERET EXT FLOOR.L.fmt FLOOR.W.fmt INS J J JAL. JAL. JAL. JALR. JAL	127 129 131 133 135 136 138 139 140 142 142 145 147 150 151 152 153
EI	127 129 131 133 135 136 138 139 140 142 142 147 150 151 152 153 154
EI	127 129 131 133 135 136 138 139 140 142 145 147 150 151 154 155
EI ERET EXT FLOOR L.fmt FLOOR W.fmt INS J JAL JAL JALR JALR JALR JALR JALR JALR	127 129 131 133 135 136 138 139 140 142 145 147 151 151 154 156
EI ERET EXT FLOOR.Lfmt FLOOR.Lfmt INS J. JAL JAL JAL JALR JALR JALR JALR JALR JALR JALR LB LB LB LB LB LB LB LB LB LB	127 129 131 133 135 136 138 139 140 142 145 147 150 151 152 154 155 156 157
EI. ERET. EXT. FLOOR.Lfmt. FLOOR.W.fmt. INS. J. JAL. JAL. JAL. JALR.	127 129 131 133 135 136 138 139 140 142 142 145 151 151 155 156 157 159
EI. ERET. EXT. FLOOR Lfmt FLOOR W fmt INS. J JAL JAL JAL JALR JALR JALR JALR JALR JALR JALR LB LB LB LB LDC1. LDC2 LDC2 LDXC1. LH LH LH LH LH LH LH LL LU LU LU LU LU LU LU LU LU	127 129 131 133 135 136 138 139 140 142 142 145 145 151 155 156 157 159 160
EI. ERET. EXT	127 129 131 133 135 136 138 139 140 142 142 145 147 151 151 155 156 157 159 160 161
EI. ERET. EXT. FLOOR.Lfmt FLOOR.Wfmt INS. J. JALR. JALR. JALR. JALR. JALR. IB. LBU LBU LDC1. LDC2. LDC3. LDC2. LDC3. LDC4.	127 129 131 133 135 136 138 139 140 142 145 147 150 151 155 156 157 159 160 161 162
EI. ERET. EXT. FLOOR L fmt. FLOOR W fmt. INS. J J JAL JAL JALR. JALR. JALR. JALR. JALR. JALR. LB. LB. LB. LB. LB. LB. LB. LB	127 129 131 133 135 136 138 139 140 142 142 142 145 151 151 151 155 156 157 159 160 161 162 163
EI	127 129 131 133 135 136 138 139 140 142 142 145 147 151 151 151 155 156 157 159 160 161 162 163 164
EI. ERET. EXT. FLOOR L.fmt. FLOOR W.fmt. INS. J. JAL. JAL. JAL. JAL. JALR.	127 129 131 133 135 136 138 139 140 140 142 140 142 145 151 151 153 155 156 157 159 160 164 164 167
EI ERET EXT FLOOR L fmt FLOOR W fmt S J JALR J	127 129 131 133 135 136 138 139 140 142 142 142 145 151 151 155 155 155 155 157 157 164 164 167 171
EI ERET EXT FLOOR L fmt FLOOR W fmt NS J JAL JAL JAL JAL BU IR IR IR IR IR IR IB LBU LDC1 LDC2 LDC2 LDC2 LDXC1 LH LH LH LH LH LH LH LH LH LH	127 129 131 133 135 136 138 139 140 140 142 140 142 145 151 151 155 156 157 159 164 164 167 171 172

	175
MADDU	
MFC0	176
MFC1	177
MFC2	178
MFHC1	179
MFHC2	
MEHI	181
MELO	182
MOV.Imt.	
MOVF	
MOVF.tmt	
MOVN	
MOVN.fmt	
MOVT	190
MOVT.fmt	191
MOVZ	
MOVZ fmt	194
MSTIR	196
MSUD foot	
MIC0.	
MTCI	201
MTC2	202
MTHC1	203
MTHC2	204
MTHI	205
MTLQ	
MIT	207
MLII fmt	208
	200
NEG.IMI	
NMADD.tmt	
NMSUB.fmt.	
NOP	216
NOR	217
OR	
ORI	219
PLL.PS	
PLU PS	
PREF	222
	226
RDHWR.	
	231
RECIP.fmt	232
ROTR	
ROTRV	235
ROUND.L.fmt	
ROUND.W.fmt	
RSORT fmt	
SB	240
	242
SUC2	
SDXU1	
SEB	
SEH	251
SH	
SLL	
SLLV	
SLT	
SI TI	250

SLTU	
SQRT.fmt	
SRA	
SRAV	
SRL	
SRLV	26
SSNOP	
SUB	26
SUB fmt	- 26
SUBI	26
SUXC1	20
SW	20
SWC1	27
SwC2	
Swc2.	
SWD	
О W A	
SYNC	
SYNCI	
SYSCALL	
TEQ	
TEQI	
TGE	
TGEI	
TGEIU	
TGEU	
TLBP	
TLBR	
TLBWI	
TLBWR	29
Τ.Τ.	29
	30
	30
	30
TNF	30
TNEI	30
TNDI	20
TRUNC W fast	
I KUNC. W.IMI.	
WAIT	
WRPGPR	
WSBH	
XOR	
XORI	
endix A Instruction Bit Encodings	
A.1 Instruction Encodings and Instruction Classes	
A 2 Instruction Bit Encoding Tables	21
A 2 Floring Delet Held Lade dies Format Frankland	
A.3 Floating Point Unit Instruction Format Encodings	
endix B Revision History	32

List of Figures

Figure 2-1: Example of Instruction Description	8
Figure 2-2: Example of Instruction Fields	9
Figure 2-3: Example of Instruction Descriptive Name and Mnemonic	9
Figure 2-4: Example of Instruction Format	9
Figure 2-5: Example of Instruction Purpose	10
Figure 2-6: Example of Instruction Description	10
Figure 2-7: Example of Instruction Restrictions	11
Figure 2-8: Example of Instruction Operation	11
Figure 2-9: Example of Instruction Exception	11
Figure 2-10: Example of Instruction Programming Notes	12
Figure 2-11: COP_LW Pseudocode Function	13
Figure 2-12: COP_LD Pseudocode Function	13
Figure 2-13: COP_SW Pseudocode Function	13
Figure 2-14: COP_SD Pseudocode Function	14
Figure 2-15: AddressTranslation Pseudocode Function	14
Figure 2-16: LoadMemory Pseudocode Function	15
Figure 2-17: StoreMemory Pseudocode Function	15
Figure 2-18: Prefetch Pseudocode Function	16
Figure 2-19: ValueFPR Pseudocode Function	17
Figure 2-20: StoreFPR Pseudocode Function	18
Figure 2-21: SyncOperation Pseudocode Function	18
Figure 2-22: SignalException Pseudocode Function	18
Figure 2-23: SignalDebugBreakpointException Pseudocode Function	19
Figure 2-24: SignalDebugModeBreakpointException Pseudocode Function	19
Figure 2-25: NullifyCurrentInstruction PseudoCode Function	19
Figure 2-26: CoprocessorOperation Pseudocode Function	19
Figure 2-27: JumpDelaySlot Pseudocode Function	20
Figure 2-28: FPConditionCode Pseudocode Function	20
Figure 2-29: SetFPConditionCode Pseudocode Function	20
Figure 3-1: Example of an ALNV.PS Operation	39
Figure 3-2: Usage of Address Fields to Select Index and Way	91
Figure 3-3: Operation of the EXT Instruction	131
Figure 3-4: Operation of the INS Instruction	136
Figure 3-5: Unaligned Word Load Using LWL and LWR	164
Figure 3-6: Bytes Loaded by LWL Instruction	165
Figure 3-7: Unaligned Word Load Using LWL and LWR	168
Figure 3-8: Bytes Loaded by LWL Instruction	169
Figure 3-9: Unaligned Word Store Using SWL and SWR	273
Figure 3-10: Bytes Stored by an SWL Instruction	274
Figure 3-11: Unaligned Word Store Using SWR and SWL	275
Figure 3-12: Bytes Stored by SWR Instruction	276
Figure A-1: Sample Bit Encoding Table	316

List of Tables

Table 1-1: Symbols Used in Instruction Operation Statements	2
Table 2-1: AccessLength Specifications for Loads/Stores	16
Table 3-1: CPU Arithmetic Instructions	24
Table 3-2: CPU Branch and Jump Instructions	24
Table 3-3: CPU Instruction Control Instructions	25
Table 3-4: CPU Load, Store, and Memory Control Instructions	25
Table 3-5: CPU Logical Instructions	26
Table 3-6: CPU Insert/Extract Instructions	26
Table 3-7: CPU Move Instructions	26
Table 3-8: CPU Shift Instructions	27
Table 3-9: CPU Trap Instructions	27
Table 3-10: Obsolete CPU Branch Instructions	
Table 3-11: FPU Arithmetic Instructions	28
Table 3-12: FPU Branch Instructions	29
Table 3-13: FPU Compare Instructions	29
Table 3-14: FPU Convert Instructions	29
Table 3-15: FPU Load Store and Memory Control Instructions	30
Table 3-16: FPU Move Instructions	30
Table 3-17: Obsolete FPU Branch Instructions	30
Table 3-17: Concressor Branch Instructions	50
Table 3 10: Coprocessor Evacute Instructions	31
Table 3-19. Coprocessor Load and Store Instructions	31
Table 3-21: Coprocessor Move Instructions	31
Table 3-22: Obsolate Coprocessor Branch Instructions	31
Table 3-22. Obsolete Coprocessor Branch Instructions.	, JI 21
Table 3-24: EITAG Instructions	31
Table 2-24. EJTAO Instructions	52
Table 3-26: EDU Comparisons With Special Operand Exceptions for ONeNs	00
Table 2-20. FPU Comparisons with Special Operand Exceptions for Qivalys	0/
Table 2-27. Usage of Effective Address	90
Table 5-28. Encoding of Bits [17:10] of CACHE Instruction	91
Table 3-29: Encoding of Bits [20:18] of the CACHE Instruction	92
Table 3-50: Values of the <i>nint</i> Field for the PREF instruction	223
Table 5-51: Hardware Register List	229
Table A-1: Symbols Used in the Instruction Encoding Tables	310
Table A-2: MIPS32 Encoding of the Opcode Field	317
Table A-3: MIPS32 SPECIAL Opcode Encoding of Function Field	318
Table A-4: MIPS32 REGIMM Encoding of rt Field	318
Table A-5: MIPS32 SPECIAL2 Encoding of Function Field	318
Table A-6: MIPS32 SPECIAL3 Encoding of Function Field for Release 2 of the Architecture	318
Table A-7: MIPS32 MOVCI Encoding of the Bit	319
Table A-8: MIPS32 SRL Encoding of Shift/Rotate	319
Table A-9: MIPS32 SRLV Encoding of Shift/Rotate	319
Table A-10: MIPS32 BSHFL Encoding of sa Field	319
Table A-11: MIPS32 COP0 Encoding of rs Field	319
Table A-12: MIPS32 COP0 Encoding of Function Field When rs=CO	320
Table A-13: MIPS32 COP1 Encoding of rs Field	320
Table A-14: MIPS32 COP1 Encoding of Function Field When rs=S	320
Table A-15: MIPS32 COP1 Encoding of Function Field When rs=D.	321
Table A-16: MIPS32 COP1 Encoding of Function Field When rs=W or L	321
Table A-17: MIPS64 COP1 Encoding of Function Field When rs=PS	321

Table A-18: MIPS32 COP1 Encoding of tf Bit When rs=S. D. or PS. Function=MOVCF	
Table A-19: MIPS32 COP2 Encoding of rs Field.	
Table A-20: MIPS64 COP1X Encoding of Function Field	322
Table A-21: Floating Point Unit Instruction Format Encodings	

About This Book

The MIPS32[™] Architecture For Programmers Volume II comes as a multi-volume set.

- Volume I describes conventions used throughout the document set, and provides an introduction to the MIPS32TM Architecture
- Volume II provides detailed descriptions of each instruction in the MIPS32TM instruction set
- Volume III describes the MIPS32TM Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS32TM processor implementation
- Volume IV-a describes the MIPS16eTM Application-Specific Extension to the MIPS32TM Architecture
- Volume IV-b describes the MDMXTM Application-Specific Extension to the MIPS32TM Architecture and is not applicable to the MIPS32TM document set
- Volume IV-c describes the MIPS-3DTM Application-Specific Extension to the MIPS64TM Architecture and is not applicable to the MIPS32TM document set
- Volume IV-d describes the SmartMIPSTMApplication-Specific Extension to the MIPS32TM Architecture

1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and courier fonts in this book.

1.1.1 Italic Text

- is used for *emphasis*
- is used for *bits, fields, registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as cached and uncached

1.1.2 Bold Text

- represents a term that is being defined
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, 5..1 indicates numbers 5 through 1
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

1.2.1 UNPREDICTABLE

UNPREDICTABLE results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

UNPREDICTABLE results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process
- UNPREDICTABLE operations must not halt or hang the processor

1.2.2 UNDEFINED

UNDEFINED operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

UNDEFINED operations or behavior has one implementation restriction:

• **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1-1.

Symbol	Meaning			
←	ssignment			
=, ≠	ests for equality and inequality			
I	Bit string concatenation			
x ^y	A <i>y</i> -bit string formed by <i>y</i> copies of the single-bit value <i>x</i>			

Table 1-1 Symbols Used in Instruction Operation Statements

Symbol	Meaning		
b#n	A constant value <i>n</i> in base <i>b</i> . For instance 10#100 represents the decimal value 100, 2#100 represents the bina value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.		
x _{yz}	Selection of bits y through z of bit string x. Little-endian bit notation (rightmost bit is 0) is used. If y is less than z , this expression is an empty (zero length) bit string.		
+, -	2's complement or floating point arithmetic: addition, subtraction		
*,×	2's complement or floating point multiplication (both used for either)		
div	2's complement integer division		
mod	2's complement modulo		
/	Floating point division		
<	2's complement less-than comparison		
>	2's complement greater-than comparison		
≤	2's complement less-than or equal comparison		
2	2's complement greater-than or equal comparison		
nor	Bitwise logical NOR		
xor	Bitwise logical XOR		
and	Bitwise logical AND		
or	Bitwise logical OR		
GPRLEN The length in bits (32 or 64) of the CPU general-purpose registers			
GPR[x]	CPU general-purpose register x. The content of <i>GPR[0]</i> is always zero.		
SGPR[s,x]	In Release 2 of the Architecture, multiple copies of the CPU general-purpose registers may be implemented. $SGPR[s,x]$ refers to GPR set <i>s</i> , register <i>x</i> . GPR[x] is a short-hand notation for $SGPR[SRSCtl_{CSS}, x]$.		
FPR[x]	Floating Point operand register x		
FCC[CC]	Floating Point condition code CC. FCC[0] has the same value as COC[1].		
FPR[x]	Floating Point (Coprocessor unit 1), general register <i>x</i>		
CPR[z,x,s]	Coprocessor unit z, general register x, select s		
CP2CPR[x]	Coprocessor unit 2, general register <i>x</i>		
CCR[z,x]	Coprocessor unit <i>z</i> , control register <i>x</i>		
CP2CCR[x]	Coprocessor unit 2, control register <i>x</i>		
COC[z]	Coprocessor unit <i>z</i> condition signal		
Xlat[x]	Translation of the MIPS16e GPR number <i>x</i> into the corresponding 32-bit GPR number		
BigEndianMem	Endian mode as configured at chip reset (0 \rightarrow Little-Endian, 1 \rightarrow Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.		
BigEndianCPU	The endianness for load and store instructions $(0 \rightarrow \text{Little-Endian}, 1 \rightarrow \text{Big-Endian})$. In User mode, this endianness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).		

Table 1-1 Symbols Used in Instruction Operation Statements

Symbol	Meaning		
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as (SR_{RE} and User mode).		
LLbit	Bit of virtual state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs; it is tested and cleared by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.		
I:, I+n:, I-n:	This occurs as a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to "execute." Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of I . Sometimes effects of an instruction appear to occur either earlier or later — that is, during the instruction time of another instruction. When this happens, the instruction operation is written in sections labeled with the instruction time, relative to the current instruction I , in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction has the portion of the instruction operation description that writes the result register in a section labeled I+1 .		
	The effect of pseudocode statements for the current instruction labelled I+1 appears to occur "at the same time" as the effect of pseudocode statements labeled I for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur "at the same time," there is no defined order. Programs must not depend on a particular order of evaluation between such sections.		
РС	The <i>Program Counter</i> value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to <i>PC</i> during an instruction time. If no value is assigned to <i>PC</i> during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS 16e instruction) or 4 before the next instruction time. A taken branch assigns the target address to the <i>PC</i> during the instruction time of the instruction in the branch delay slot.		
PABITS	The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be $2^{PABITS} = 2^{36}$ bytes.		
	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32, the FPU has 32 32-bit FPRs in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR.		
FP32RegistersMode	In MIPS32 implementations, FP32RegistersMode is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case FP32RegisterMode is computed from the FR bit in the <i>Status</i> register. If this bit is a 0, the processor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs.		
	The value of FP32RegistersMode is computed from the FR bit in the <i>Status</i> register.		
InstructionInBranchD elaySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.		
SignalException(exce ption, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function - the exception is signaled at the point of the call.		

Table 1-1 Symbols Used in Instruction Operation Statements

1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL:

http://www.mips.com

Comments or questions on the MIPS32TM Architecture or this document should be directed to

Director of MIPS Architecture MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043

or via E-mail to architecture@mips.com.

Guide to the Instruction Set

This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

2.1 Understanding the Instruction Fields

Figure 2-1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- "Instruction Fields" on page 8
- "Instruction Descriptive Name and Mnemonic" on page 9
- "Format Field" on page 9
- "Purpose Field" on page 10
- "Description Field" on page 10
- "Restrictions Field" on page 10
- "Operation Field" on page 11
- "Exceptions Field" on page 11
- "Programming Notes and Implementation Notes Fields" on page 11



Figure 2-1 Example of Instruction Description

2.1.1 Instruction Fields

Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

ADD

MIPS32

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2-2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (rs, rt and rd in Figure 2-2).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2-2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

31 2	26 25	21	20 16	15 11	10 6	5 0
SPECIAL		*0	t	rd	0	ADD
000000		18	11	Iu	00000	100000
6		5	5	5	5	6

Figure 2-2 Example of Instruction Fields

2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2-3.

Add Word

Figure 2-3 Example of Instruction Descriptive Name and Mnemonic

2.1.3 Format Field

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see C.cond.fmt). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

Format: ADD rd, rs, rt

Figure 2-4 Example of Instruction Format

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example "MIPS32" is shown at the right side of the page.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the ADD.fmt instruction lists both ADD.S and ADD.D.

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see C.cond.fmt). These comments are not a part of the assembler format.

2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

Purpose:

To add 32-bit integers. If an overflow occurs, then trap.

Figure 2-5 Example of Instruction Purpose

2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

Description: $rd \leftarrow rs + rt$

The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs
- If the addition does not overflow, the 32-bit result is placed into GPR rd

Figure 2-6 Example of Instruction Description

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. "GPR *rt*" is CPU general-purpose register specified by the instruction field *rt*. "FPR *fs*" is the floating point operand register specified by the instruction field *fs*. "CP1 register *fd*" is the coprocessor 1 general register specified by the instruction field *fd*. "*FCSR*" is the floating point *Control /Status* register.

2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point ADD.fmt)
- ALIGNMENT requirements for memory addresses (for example, see LW)
- Valid values of operands (for example, see DADD)
- Valid operand formats (for example, see floating point ADD.fmt)
- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see MUL).
- Valid memory access types (for example, see LL/SC)

Restrictions:

None

Figure 2-7 Example of Instruction Restrictions

2.1.7 Operation Field

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

Operation:

```
temp ← (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31..0</sub>) + (GPR[rt]<sub>31</sub>||GPR[rt]<sub>31..0</sub>)
if temp<sub>32</sub> ≠ temp<sub>31</sub> then
    SignalException(IntegerOverflow)
else
    GPR[rd] ← temp
endif
```

Figure 2-8 Example of Instruction Operation

See Section 2.2, "Operation Section Notation and Functions" on page 12 for more information on the formal notation used here.

2.1.8 Exceptions Field

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

Exceptions:

Integer Overflow

Figure 2-9 Example of Instruction Exception

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

2.1.9 Programming Notes and Implementation Notes Fields

The *Notes* sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

Programming Notes:

ADDU performs the same arithmetic operation but does not trap on overflow.

Figure 2-10 Example of Instruction Programming Notes

2.2 Operation Section Notation and Functions

In an instruction description, the *Operation* section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- "Instruction Execution Ordering" on page 12
- "Pseudocode Functions" on page 12

2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the *Operations* section are executed sequentially (except as constrained by conditional and loop constructs).

2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- "Coprocessor General Register Access Functions" on page 12
- "Load Memory and Store Memory Functions" on page 14
- "Access Functions for Floating Point Registers" on page 16
- "Miscellaneous Functions" on page 18

2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.

COP_LW

The COP_LW function defines the action taken by coprocessor z when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of memword in coprocessor general register *rt*.

```
COP_LW (z, rt, memword)
z: The coprocessor unit number
rt: Coprocessor general register specifier
memword: A 32-bit word value supplied to the coprocessor
/* Coprocessor-dependent action */
```

endfunction COP_LW

Figure 2-11 COP_LW Pseudocode Function

COP_LD

The COP_LD function defines the action taken by coprocessor z when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register *rt*.

```
COP_LD (z, rt, memdouble)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   memdouble: 64-bit doubleword value supplied to the coprocessor.
   /* Coprocessor-dependent action */
endfunction COP_LD
```

Figure 2-12 COP_LD Pseudocode Function

COP_SW

The COP_SW function defines the action taken by coprocessor z to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register *rt*.

```
dataword ← COP_SW (z, rt)
    z: The coprocessor unit number
    rt: Coprocessor general register specifier
    dataword: 32-bit word value
    /* Coprocessor-dependent action */
endfunction COP SW
```

Figure 2-13 COP_SW Pseudocode Function

COP_SD

The COP_SD function defines the action taken by coprocessor z to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register *rt*.

datadouble ← COP_SD (z, rt)
z: The coprocessor unit number
rt: Coprocessor general register specifier
datadouble: 64-bit doubleword value
/* Coprocessor-dependent action */

endfunction COP_SD

Figure 2-14 COP_SD Pseudocode Function

2.2.2.2 Load Memory and Store Memory Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the *Operation* pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the *AccessLength* field. The valid constant names and values are shown in Table 2-1. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the *AccessLength* and the two or three low-order bits of the address.

AddressTranslation

The AddressTranslation function translates a virtual address to a physical address and its cache coherence algorithm, describing the mechanism used to resolve the memory reference.

Given the virtual address vAddr, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (pAddr) and the cache coherence algorithm (CCA) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and CCA are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

```
(pAddr, CCA) ← AddressTranslation (vAddr, IorD, LorS)
/* pAddr: physical address */
/* CCA: Cache Coherence Algorithm, the method used to access caches*/
/* and memory and resolve the reference */
/* vAddr: virtual address */
/* IorD: Indicates whether access is for INSTRUCTION or DATA */
/* LorS: Indicates whether access is for LOAD or STORE */
/* See the address translation description for the appropriate MMU */
/* type in Volume III of this book for the exact translation mechanism */
endfunction AddressTranslation
```

Figure 2-15 AddressTranslation Pseudocode Function

LoadMemory

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cache Coherence Algorithm (*CCA*) and the access (*lorD*) to find the contents of *AccessLength* memory bytes, starting at physical location *pAddr*. The data is returned in a fixed-width naturally aligned memory element (*MemElem*). The low-order 2 (or 3) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* need to be passed to the processor. If the memory access type of the reference is *uncached*, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is *cached* but the data is not present in cache, an implementation-specific *size* and *alignment* block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

MemElem ← LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD) /* MemElem: Data is returned in a fixed width with a natural alignment. The */ /* width is the same size as the CPU general-purpose register, */ /* 32 or 64 bits, aligned on a 32- or 64-bit boundary, */ /* respectively. */ /* CCA: Cache Coherence Algorithm, the method used to access caches */ /* and memory and resolve the reference */ /* AccessLength: Length, in bytes, of access */ /* pAddr: physical address */ /* vAddr: virtual address */ /* IorD: Indicates whether access is for Instructions or Data */

endfunction LoadMemory

Figure 2-16 LoadMemory Pseudocode Function

StoreMemory

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cache Coherence Algorithm (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicate which of the bytes within the *MemElem* data should be stored; only these bytes in memory will actually be changed.

StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr) /* CCA: Cache Coherence Algorithm, the method used to access */ /* caches and memory and resolve the reference. */ /* AccessLength: Length, in bytes, of access */ /* MemElem: Data in the width and alignment of a memory element. */ /* The width is the same size as the CPU general */ /* purpose register, either 4 or 8 bytes, */ /* aligned on a 4- or 8-byte boundary. For a */ /* partial-memory-element store, only the bytes that will be*/ /* stored must be valid.*/ /* pAddr: physical address */ /* vAddr: virtual address */

endfunction StoreMemory

Figure 2-17 StoreMemory Pseudocode Function

Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

Prefetch (CCA, pAddr, vAddr, DATA, hint)
 /* CCA: Cache Coherence Algorithm, the method used to access */
 /* caches and memory and resolve the reference. */
 /* pAddr: physical address */

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

Copyright © 2001-2003 MIPS Technologies Inc. All rights reserved.

```
/* vAddr: virtual address */
/* DATA: Indicates that access is for DATA */
/* hint: hint that indicates the possible use of the data */
```

endfunction Prefetch

Figure 2-18 Prefetch Pseudocode Function

Table 2-1 lists the data access lengths and their labels for loads and stores.

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
ВҮТЕ	0	1 byte (8 bits)

Table 2-1 AccessLength Specifications for Loads/Stores

2.2.2.3 Access Functions for Floating Point Registers

The pseudocode shown in below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

ValueFPR

The ValueFPR function returns a formatted value from the floating point registers.

```
value ← ValueFPR(fpr, fmt)
   /* value: The formattted value from the FPR */
   /* fpr:
             The FPR number */
   /* fmt:
             The format of the data, one of: */
   /*
              S, D, W, L, PS, */
   /*
             OB, QH, */
   /*
             UNINTERPRETED_WORD, */
   /*
             UNINTERPRETED_DOUBLEWORD */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in SWC1 and SDC1 */
   case fmt of
      S, W, UNINTERPRETED_WORD:
          valueFPR \leftarrow FPR[fpr]
      D, UNINTERPRETED_DOUBLEWORD:
          if (FP32RegistersMode = 0)
              if (fpr_0 \neq 0) then
                 valueFPR \leftarrow UNPREDICTABLE
```

```
else
                   valueFPR \leftarrow FPR[fpr+1]<sub>31..0</sub> || FPR[fpr]<sub>31..0</sub>
               endif
           else
               valueFPR \leftarrow FPR[fpr]
           endif
       L, PS:
           if (FP32RegistersMode = 0) then
               else
               valueFPR \leftarrow FPR[fpr]
           endif
       DEFAULT:
           valueFPR \leftarrow UNPREDICTABLE
   endcase
endfunction ValueFPR
```

Figure 2-19 ValueFPR Pseudocode Function

StoreFPR

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

```
StoreFPR (fpr, fmt, value)
   /* fpr:
              The FPR number */
   /* fmt:
              The format of the data, one of: */
   /*
              S, D, W, L, PS, */
   /*
              OB, QH, */
   /*
              UNINTERPRETED_WORD, */
   /*
              UNINTERPRETED_DOUBLEWORD */
   /* value: The formattted value to be stored into the FPR */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in LWC1 and LDC1 */
   case fmt of
       S, W, UNINTERPRETED_WORD:
           FPR[fpr] \leftarrow value
       D, UNINTERPRETED_DOUBLEWORD:
           if (FP32RegistersMode = 0)
               if (fpr_0 \neq 0) then
                  UNPREDICTABLE
               else
                  FPR[fpr] \leftarrow UNPREDICTABLE^{32} \parallel value_{31...0}
                  FPR[fpr+1] \leftarrow UNPREDICTABLE^{32} \parallel value_{63...32}
               endif
           else
               FPR[fpr] \leftarrow value
           endif
```

```
L, PS:

if (FP32RegistersMode = 0) then

UNPREDICTABLE

else

FPR[fpr] ← value

endif
```

endcase

endfunction StoreFPR

Figure 2-20 StoreFPR Pseudocode Function

2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

SyncOperation

The SyncOperation function orders loads and stores to synchronize shared memory.

This action makes the effects of the synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

SyncOperation(stype)

/* stype: Type of load/store ordering to perform. */

- /* Perform implementation-dependent operation to complete the $\ast/$
- /* required synchronization operation */

endfunction SyncOperation

Figure 2-21 SyncOperation Pseudocode Function

SignalException

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

SignalException(Exception, argument)

/* Exception: The exception condition that exists. */
/* argument: A exception-dependent argument, if any */

endfunction SignalException

Figure 2-22 SignalException Pseudocode Function

SignalDebugBreakpointException

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

SignalDebugBreakpointException()

endfunction SignalDebugBreakpointException

Figure 2-23 SignalDebugBreakpointException Pseudocode Function

SignalDebugModeBreakpointException

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

```
SignalDebugModeBreakpointException()
```

endfunction SignalDebugModeBreakpointException

Figure 2-24 SignalDebugModeBreakpointException Pseudocode Function

NullifyCurrentInstruction

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-likely instructions, nullification kills the instruction in the delay slot of the branch likely instruction.

NullifyCurrentInstruction() endfunction NullifyCurrentInstruction

Figure 2-25 NullifyCurrentInstruction PseudoCode Function

CoprocessorOperation

The CoprocessorOperation function performs the specified Coprocessor operation.

```
CoprocessorOperation (z, cop_fun)

/* z: Coprocessor unit number */

/* cop_fun: Coprocessor function from function field of instruction */

/* Transmit the cop_fun value to coprocessor z */
```

endfunction CoprocessorOperation

Figure 2-26 CoprocessorOperation Pseudocode Function

JumpDelaySlot

The JumpDelaySlot function is used in the pseudocode for the PC-relative instructions in the MIPS16e ASE. The function returns TRUE if the instruction at *vAddr* is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

JumpDelaySlot(vAddr)

```
/* vAddr:Virtual address */
```

endfunction JumpDelaySlot

Figure 2-27 JumpDelaySlot Pseudocode Function

FPConditionCode

The FPConditionCode function returns the value of a specific floating point condition code.

```
tf ←FPConditionCode(cc)
    /* tf: The value of the specified condition code */
    /* cc: The Condition code number in the range 0..7 */
    if cc = 0 then
        FPConditionCode ← FCSR<sub>23</sub>
    else
        FPConditionCode ← FCSR<sub>24+cc</sub>
    endif
```

endfunction FPConditionCode

Figure 2-28 FPConditionCode Pseudocode Function

SetFPConditionCode

The SetFPConditionCode function writes a new value to a specific floating point condition code.

endfunction SetFPConditionCode

Figure 2-29 SetFPConditionCode Pseudocode Function

2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields *op* and *function* can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, *op*=COP1 and *function*=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as *fs*, *ft*, *immediate*, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, rs=base in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.

See Section 2.3, "Op and Function Subfield Notation" on page 20 for a description of the op and function subfields.

The MIPS32TM Instruction Set

3.1 Compliance and Subsetting

To be compliant with the MIPS32 Architecture, designs must implement a set of required features, as described in this document set. To allow flexibility in implementations, the MIPS32 Architecture does provide subsetting rules. An implementation that follows these rules is compliant with the MIPS32 Architecture as long as it adheres strictly to the rules, and fully implements the remaining instructions. Supersetting of the MIPS32 Architecture is only allowed by adding functions to the *SPECIAL2* major opcode, by adding control for co-processors via the *COP2*, *LWC2*, *SWC2*, *LDC2*, and/or *SDC2*, and/or COP3 opcodes, or via the addition of approved Application Specific Extensions. Note, however, that a decision to use the *COP3* opcode in an implementation of the MIPS32 Architecture precludes a compatible upgrade to the MIPS64 Architecture because the *COP3* opcode is used as part of the floating point ISA in the MIPS64 Architecture.

The instruction set subsetting rules are as follows:

- All CPU instructions must be implemented no subsetting is allowed.
- The FPU and related support instructions, including the MOVF and MOVT CPU instructions, may be omitted. Software may determine if an FPU is implemented by checking the state of the FP bit in the *Config1* CP0 register. If the FPU is implemented, it must include S, D, and W formats, operate instructions, and all supporting instructions. Software may determine which FPU data types are implemented by checking the appropriate bit in the *FIR* CP1 register. The following allowable FPU subsets are compliant with the MIPS32 architecture:
 - No FPU
 - FPU with S, D, and W formats and all supporting instructions
- Coprocessor 2 is optional and may be omitted. Software may determine if Coprocessor 2 is implemented by checking the state of the C2 bit in the *Config1* CP0 register. If Coprocessor 2 is implemented, the Coprocessor 2 interface instructions (BC2, CFC2, COP2, CTC2, LDC2, LWC2, MFC2, MTC2, SDC2, and SWC2) may be omitted on an instruction-by-instruction basis.
- Supervisor Mode is optional. If Supervisor Mode is not implemented, bit 3 of the *Status* register must be ignored on write and read as zero.
- The standard TLB-based memory management unit may be replaced with a simpler MMU (e.g., a Fixed Mapping MMU). If this is done, the rest of the interface to the Privileged Resource Architecture must be preserved. If a TLB-based memory management unit is implemented, it must be the standard TLB-based MMU as described in the Privileged Resource Architecture chapter. Software may determine the type of the MMU by checking the MT field in the *Config* CP0 register.
- The Privileged Resource Architecture includes several implementation options and may be subsetted in accordance with those options.
- Instruction, CP0 Register, and CP1 Control Register fields that are marked "Reserved" or shown as "0" in the description of that field are reserved for future use by the architecture and are not available to implementations. Implementations may only use those fields that are explicitly reserved for implementation dependent use.
- Supported ASEs are optional and may be subsetted out. If most cases, software may determine if a supported ASE is implemented by checking the appropriate bit in the *Config1* or *Config3* CP0 register. If they are implemented, they must implement the entire ISA applicable to the component, or implement subsets that are approved by the ASE specifications.
- EJTAG is optional and may be subsetted out. If it is implemented, it must implement only those subsets that are approved by the EJTAG specification.

• If any instruction is subsetted out based on the rules above, an attempt to execute that instruction must cause the appropriate exception (typically Reserved Instruction or Coprocessor Unusable).

3.2 Alphabetical List of Instructions

Table 3-1 through Table 3-24 provide a list of instructions grouped by category. Individual instruction descriptions follow the tables, arranged in alphabetical order.

Mnemonic	Instruction	
ADD	Add Word	
ADDI	Add Immediate Word	-
ADDIU	Add Immediate Unsigned Word	-
ADDU	Add Unsigned Word	-
CLO	Count Leading Ones in Word	-
CLZ	Count Leading Zeros in Word	-
DIV	Divide Word	-
DIVU	Divide Unsigned Word	-
MADD	Multiply and Add Word to Hi, Lo	-
MADDU	Multiply and Add Unsigned Word to Hi, Lo	-
MSUB	Multiply and Subtract Word to Hi, Lo	-
MSUBU	Multiply and Subtract Unsigned Word to Hi, Lo	-
MUL	Multiply Word to GPR	-
MULT	Multiply Word	-
MULTU	Multiply Unsigned Word	-
SEB	Sign-Extend Byte	Release 2 Onl
SEH	Sign-Extend Halftword	Release 2 Onl
SLT	Set on Less Than	
SLTI	Set on Less Than Immediate	-
SLTIU	Set on Less Than Immediate Unsigned	-
SLTU	Set on Less Than Unsigned	-
SUB	Subtract Word	1
SUBU	Subtract Unsigned Word]

Table 3-1 CPU Arithmetic Instructions

Table 3-2 CPU Branch and Jump Instructions

Mnemonic	Instruction
В	Unconditional Branch

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

Mnemonic	Instruction	
BAL	Branch and Link	
BEQ	Branch on Equal	
BGEZ	Branch on Greater Than or Equal to Zero	
BGEZAL	Branch on Greater Than or Equal to Zero and Link	
BGTZ	Branch on Greater Than Zero	
BLEZ	Branch on Less Than or Equal to Zero	
BLTZ	Branch on Less Than Zero	
BLTZAL	Branch on Less Than Zero and Link	
BNE	Branch on Not Equal	
J	Jump	
JAL	Jump and Link	
JALR	Jump and Link Register	
JALR.HB	Jump and Link Register with Hazard Barrier	Release 2 Only
JR	Jump Register	
JR.HB	Jump Register with Hazard Barrier	Release 2 Only

Table 3-2 CPU Branch and Jump Instructions

Table 3-3 CPU Instruction Control Instructions

Mnemonic	Instruction	
EHB	Execution Hazard Barrier	Release 2 Only
NOP	No Operation	
SSNOP	Superscalar No Operation	

Table 3-4 CPU Load, Store, and Memory Control Instructions

Mnemonic	Instruction
LB	Load Byte
LBU	Load Byte Unsigned
LH	Load Halfword
LHU	Load Halfword Unsigned
LL	Load Linked Word
LW	Load Word
LWL	Load Word Left
LWR	Load Word Right
PREF	Prefetch

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

I

I

I

Mnemonic	Instruction	
SB	Store Byte	
SC	Store Conditional Word	
SD	Store Doubleword	
SH	Store Halfword	
SW	Store Word	
SWL	Store Word Left	
SWR	Store Word Right	
SYNC	Synchronize Shared Memory	
SYNCI	Synchronize Caches to Make Instruction Writes Effective	Release 2 Only

Table 3-4 CI U Luau, Store, and Memory Control mistractions	Table 3-4 CPU Load.	Store, and Memor	v Control Instructions
---	---------------------	------------------	------------------------

Table 3-5 CPU Logical Instructions

Mnemonic	Instruction
AND	And
ANDI	And Immediate
LUI	Load Upper Immediate
NOR	Not Or
OR	Or
ORI	Or Immediate
XOR	Exclusive Or
XORI	Exclusive Or Immediate

Table 3-6 CPU Insert/Extract Instructions

Mnemonic	Instruction	
EXT	Extract Bit Field	Release 2 Only
INS	Insert Bit Field	Release 2 Only
WSBH	Word Swap Bytes Within Halfwords	Release 2 Only

Table 3-7 CPU Move Instructions

Mnemonic	Instruction
MFHI	Move From HI Register
MFLO	Move From LO Register
MOVF	Move Conditional on Floating Point False

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

I
Mnemonic	Instruction	
MOVN	Move Conditional on Not Zero	
MOVT	Move Conditional on Floating Point True	
MOVZ	Move Conditional on Zero	
MTHI	Move To HI Register	
MTLO	Move To LO Register	
RDHWR	Read Hardware Register	Release 2 Only

Table 3-7 CPU Move Instructions

Table 3-8 CPU Shift Instructions

Mnemonic	Instruction	
ROTR	Rotate Word Right	Release 2 Only
ROTRV	Rotate Word Right Variable	Release 2 Only
SLL	Shift Word Left Logical	
SLLV	Shift Word Left Logical Variable	
SRA	Shift Word Right Arithmetic	
SRAV	Shift Word Right Arithmetic Variable	
SRL	Shift Word Right Logical	
SRLV	Shift Word Right Logical Variable	

Table 3-9 CPU Trap Instructions

Mnemonic	Instruction
BREAK	Breakpoint
SYSCALL	System Call
TEQ	Trap if Equal
TEQI	Trap if Equal Immediate
TGE	Trap if Greater or Equal
TGEI	Trap if Greater of Equal Immediate
TGEIU	Trap if Greater or Equal Immediate Unsigned
TGEU	Trap if Greater or Equal Unsigned
TLT	Trap if Less Than
TLTI	Trap if Less Than Immediate
TLTIU	Trap if Less Than Immediate Unsigned
TLTU	Trap if Less Than Unsigned
TNE	Trap if Not Equal

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

I

1

Table 3-9 CPU Trap Instructions

Mnemonic	Instruction	
TNEI	Trap if Not Equal Immediate	

Table 3-10 Obsolete¹ CPU Branch Instructions

Mnemonic	Instruction
BEQL	Branch on Equal Likely
BGEZALL	Branch on Greater Than or Equal to Zero and Link Likely
BGEZL	Branch on Greater Than or Equal to Zero Likely
BGTZL	Branch on Greater Than Zero Likely
BLEZL	Branch on Less Than or Equal to Zero Likely
BLTZALL	Branch on Less Than Zero and Link Likely
BLTZL	Branch on Less Than Zero Likely
BNEL	Branch on Not Equal Likely

1. Software is strongly encouraged to avoid use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS32 architecture.

Table 3-11 FPU Ar	ithmetic Instructions
-------------------	-----------------------

Mnemonic	Instruction
ABS.fmt	Floating Point Absolute Value
ADD.fmt	Floating Point Add
DIV.fmt	Floating Point Divide
MADD.fmt	Floating Point Multiply Add
MSUB.fmt	Floating Point Multiply Subtract
MUL.fmt	Floating Point Multiply
NEG.fmt	Floating Point Negate
NMADD.fmt	Floating Point Negative Multiply Add
NMSUB.fmt	Floating Point Negative Multiply Subtract
RECIP.fmt	Reciprocal Approximation
RSQRT.fmt	Reciprocal Square Root Approximation
SQRT	Floating Point Square Root
SUB.fmt	Floating Point Subtract

Table 3-12 FPU Branch Instructions

Mnemonic	Instruction	
BC1F	Branch on FP False	
BC1T	Branch on FP True	

Table 3-13 FPU Compare Instructions

Mnemonic	Instruction	
C.cond.fmt	Floating Point Compare	

Table 3-14 FPU Convert Instructions

Mnemonic	Instruction	
ALNV.PS	Floating Point Align Variable	64-bit FPU Only
CEIL.L.fmt	Floating Point Ceiling Convert to Long Fixed Point	64-bit FPU Only
CEIL.W.fmt	Floating Point Ceiling Convert to Word Fixed Point	
CVT.D.fmt	Floating Point Convert to Double Floating Point	
CVT.L.fmt	Floating Point Convert to Long Fixed Point	64-bit FPU Only
CVT.PS.S	Floating Point Convert Pair to Paired Single	64-bit FPU Only
CVT.S.PL	Floating Point Convert Pair Lower to Single Floating Point	64-bit FPU Only
CVT.S.PU	Floating Point Convert Pair Upper to Single Floating Point	64-bit FPU Only
CVT.S.fmt	Floating Point Convert to Single Floating Point	
CVT.W.fmt	Floating Point Convert to Word Fixed Point	
FLOOR.L.fmt	Floating Point Floor Convert to Long Fixed Point	64-bit FPU Only
FLOOR.W.fmt	Floating Point Floor Convert to Word Fixed Point	
PLL.PS	Pair Lower Lower	64-bit FPU Only
PLU.PS	Pair Lower Upper	64-bit FPU Only
PUL.PS	Pair Upper Lower	64-bit FPU Only
PUU.PS	Pair Upper Upper	64-bit FPU Only
ROUND.L.fmt	Floating Point Round to Long Fixed Point	64-bit FPU Only
ROUND.W.fmt	Floating Point Round to Word Fixed Point	
TRUNC.L.fmt	Floating Point Truncate to Long Fixed Point	64-bit FPU Only
TRUNC.W.fmt	Floating Point Truncate to Word Fixed Point	

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

I

I

1

I

I

I

I

Mnemonic	Instruction	
LDC1	Load Doubleword to Floating Point	
LDXC1	Load Doubleword Indexed to Floating Point	64-bit FPU Only
LUXC1	Load Doubleword Indexed Unaligned to Floating Point	64-bit FPU Only
LWC1	Load Word to Floating Point	
LWXC1	Load Word Indexed to Floating Point	64-bit FPU Only
PREFX	Prefetch Indexed	
SDC1	Store Doubleword from Floating Point	
SDXC1	Store Doubleword Indexed from Floating Point	64-bit FPU Only
SUXC1	Store Doubleword Indexed Unaligned from Floating Point	64-bit FPU Only
SWC1	Store Word from Floating Point	
SWXC1	Store Word Indexed from Floating Point	64-bit FPU Only

Table 3-15 FPU Load	. Store, and Memory	Control Instructions
Table 5-15 FT C Lloau	, biore, and memory	control mon actions

Table 3-16 FPU Move Instructions

Mnemonic	Instruction	
CFC1	Move Control Word from Floating Point	
CTC1	Move Control Word to Floating Point	
MFC1	Move Word from Floating Point	
MFHC1	Move Word from High Half of Floating Point Register	Release 2 Only
MOV.fmt	Floating Point Move	
MOVF.fmt	Floating Point Move Conditional on Floating Point False	
MOVN.fmt	Floating Point Move Conditional on Not Zero	
MOVT.fmt	Floating Point Move Conditional on Floating Point True	
MOVZ.fmt	Floating Point Move Conditional on Zero	
MTC1	Move Word to Floating Point	
MTHC1	Move Word to High Half of Floating Point Register	Release 2 Only

Table 3-17 Obsolete¹ FPU Branch Instructions

Mnemonic	Instruction			
BC1FL	Branch on FP False Likely			
BC1TL	Branch on FP True Likely			

1. Software is strongly encouraged to avoid use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS32 architecture.

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

Table 3-18 Coprocessor Branch Instructions

Mnemonic	Instruction			
BC2F	Branch on COP2 False			
BC2T	Branch on COP2 True			

Table 3-19 Coprocessor Execute Instructions

Mnemonic	Instruction			
COP2	Coprocessor Operation to Coprocessor 2			

Table 3-20 Coprocessor Load and Store Instructions

Mnemonic	Instruction				
LDC2	Load Doubleword to Coprocessor 2				
LWC2	Load Word to Coprocessor 2				
SDC2	Store Doubleword from Coprocessor 2				
SWC2	Store Word from Coprocessor 2				

Table 3-21 Coprocessor Move Instructions

Mnemonic	Instruction	
CFC2	Move Control Word from Coprocessor 2	
CTC2	Move Control Word to Coprocessor 2	
MFC2	Move Word from Coprocessor 2	
MFHC2	Move Word from High Half of Coprocessor 2 Register	Release 2 Only
MTC2	Move Word to Coprocessor 2	
MTHC2	Move Word to High Half of Coprocessor 2 Register	Release 2 Only

Table 3-22 Obsolete¹ Coprocessor Branch Instructions

Mnemonic	Instruction				
BC2FL	Branch on COP2 False Likely				
BC2TL	Branch on COP2 True Likely				

1. Software is strongly encouraged to avoid use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS32 architecture.

Table 3	-23 Pri	vileged	Instr	uctions
---------	---------	---------	-------	---------

Mnemonic	Instruction				
CACHE	Perform Cache Operation				

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

1

I

I

Mnemonic	Instruction	
DI	Disable Interrupts	Release 2 Only
EI	Enable Interrupts	Release 2 Only
ERET	Exception Return	
MFC0	Move from Coprocessor 0	
MTC0	Move to Coprocessor 0	
RDPGPR	Read GPR from Previous Shadow Set	Release 2 Only
TLBP	Probe TLB for Matching Entry	
TLBR	Read Indexed TLB Entry	
TLBWI	Write Indexed TLB Entry	
TLBWR	Write Random TLB Entry	
WAIT	Enter Standby Mode	
WRPGPR	Write GPR to Previous Shadow Set	Release 2 Only

Table 3-23 Privileged Instructions

Table 3-24 EJTAG Instructions

Mnemonic	Instruction				
DERET	Debug Exception Return				
SDBBP	Software Debug Breakpoint				

Floating Point Absolute Value

31	26	25	21 20	0 16	15 11	10 6	5 0
COP1		6		0	c	C1	ABS
010001		fmt		00000	ĬS	fd	000101
6		5		5	5	5	6
Format:	ABS. ABS. ABS.	S fd, fs D fd, fs PS fd, fs					MIPS32 MIPS32 MIPS64 MIPS32 Release 2

Purpose:

To compute the absolute value of an FP value

Description: fd ← abs(fs)

The absolute value of the value in FPR *fs* is placed in FPR *fd*. The operand and result are values in format *fmt*. ABS.PS takes the absolute value of the two values in FPR *fs* independently, and ORs together any generated exceptions.

Cause bits are ORed into the Flag bits if no exception is taken.

This operation is arithmetic; a NaN operand signals invalid operation.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*. If they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of ABS.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, fmt, AbsoluteValue(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation, Invalid Operation

ABS.fmt

Ad	d Word												ADD
	31	26	25	21	20		16 15		11 10) 6	5		0
	SPECIAL									0		ADD	
	000000		rs			rt		rd		00000		100000	
	6		5			5		5		5		6	
	Format: A	DD :	rd, rs, i	rt								MI	PS32

Purpose:

To add 32-bit integers. If an overflow occurs, then trap.

Description: $rd \leftarrow rs + rt$

The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR rd.

Restrictions:

None

Operation:

```
temp ← (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31..0</sub>) + (GPR[rt]<sub>31</sub>||GPR[rt]<sub>31..0</sub>)
if temp<sub>32</sub> ≠ temp<sub>31</sub> then
   SignalException(IntegerOverflow)
else
   GPR[rd] ← temp
endif
```

Exceptions:

Integer Overflow

Programming Notes:

ADDU performs the same arithmetic operation but does not trap on overflow.

Floating Point Add

31	26	25	21 20	16	15	11	10	6	5 ()
COP1		fmt		ft	fa		fd		ADD	
010001		IIIIt		п	18	18	Iu		000000	
6		5		5	5		5		6	
Format:	ADD. ADD. ADD.	S fd, fs, ft D fd, fs, ft PS fd, fs, f	: : :t						MIPS3 MIPS3 MIPS6 MIPS32 Release	12 12 14 2

Purpose:

To add floating point values

Description: $fd \leftarrow fs + ft$

The value in FPR ft is added to the value in FPR fs. The result is calculated to infinite precision, rounded by using to the current rounding mode in *FCSR*, and placed into FPR fd. The operands and result are values in format *fmt*. ADD.PS adds the upper and lower halves of FPR fs and FPR ft independently, and ORs together any generated exceptions.

Cause bits are ORed into the Flag bits if no exception is taken.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*. If they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of ADD.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

 $\label{eq:storeFPR} \mbox{(fd, fmt, ValueFPR(fs, fmt) } +_{\mbox{fmt}} \mbox{ValueFPR(ft, fmt))}$

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation, Invalid Operation, Inexact, Overflow, Underflow

Add Immediate Word

31 26	25 21	20 16	15 0
ADDI	1 0	t	immediata
001000	15	It	minediate
6	5	5	16

Format: ADDI rt, rs, immediate

Purpose:

To add a constant to a 32-bit integer. If overflow occurs, then trap.

Description: $rt \leftarrow rs + immediate$

The 16-bit signed *immediate* is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR rt.

Restrictions:

None

Operation:

```
temp ← (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31..0</sub>) + sign_extend(immediate)
if temp<sub>32</sub> ≠ temp<sub>31</sub> then
    SignalException(IntegerOverflow)
else
    GPR[rt] ← temp
endif
```

Exceptions:

Integer Overflow

Programming Notes:

ADDIU performs the same arithmetic operation but does not trap on overflow.

ADDI

MIPS32

Add Immediate Unsigned Word

31	26	25 21	20 16	15 0
	ADDIU		t	immediate
	001001	18	п	ininediate
	6	5	5	16

Format: ADDIU rt, rs, immediate

Purpose:

To add a constant to a 32-bit integer

Description: rt ← rs + immediate

The 16-bit signed *immediate* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rt*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

None

Operation:

```
\texttt{temp} \leftarrow \texttt{GPR[rs]} + \texttt{sign\_extend(immediate)}\texttt{GPR[rt]} \leftarrow \texttt{temp}
```

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

ADDIU

MIPS32

Add Unsigned Word

31 2	26 25 21	20 16	15 11	10 6	5 0
SPECIAL		at	лd	0	ADDU
000000	18	п	ra	00000	100001
6	5	5	5	5	6

ADDU

MIPS32

Format: ADDU rd, rs, rt

Purpose:

To add 32-bit integers

Description: $rd \leftarrow rs + rt$

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

None

Operation:

 $\begin{array}{l} \texttt{temp} \leftarrow \texttt{GPR[rs]} + \texttt{GPR[rt]} \\ \texttt{GPR[rd]} \leftarrow \texttt{temp} \end{array}$

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

Floating Po	oint Align V	Variable				ALNV.PS
31	26	25 21	20 16	15 11	10 6	5 0
C	COP1X		C.	C	C I	ALNV.PS
0	010011	rs	п	IS	īd	011110
	6	5	5	5	5	6
For	mat: ALNV	.PS fd, fs, ft	, rs			MIPS64 MIPS32 Release 2

Purpose:

To align a misaligned pair of paired single values

Description: fd ← ByteAlign(rs_{2..0}, fs, ft)

FPR *fs* is concatenated with FPR *ft* and this value is funnel-shifted by GPR $rs_{2..0}$ bytes, and written into FPR *fd*. If GPR $rs_{2..0}$ is 0, *fd* receives *fs*. If GPR $rs_{2..0}$ is 4, the operation depends on the current endianness.

Figure 3-1 illustrates the following example: for a big-endian operation and a byte alignment of 4, the upper half of fd receives the lower half of the paired single value in fs, and the lower half of fd receives the upper half of the paired single value in fs.



The move is nonarithmetic; it causes no IEEE 754 exceptions.

Floating Point Align Variable (cont.)

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

If GPR $rs_{1,0}$ are non-zero, the results are **UNPREDICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

```
if GPR[rs]<sub>2..0</sub> = 0 then
    StoreFPR(fd, PS,ValueFPR(fs,PS))
else if GPR[rs]<sub>2..0</sub> ≠ 4 then
    UNPREDICTABLE
else if BigEndianCPU then
    StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>31..0</sub> || ValueFPR(ft,PS)<sub>63..32</sub>)
else
    StoreFPR(fd, PS, ValueFPR(ft, PS)<sub>31..0</sub> || ValueFPR(fs,PS)<sub>63..32</sub>)
endif
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Programming Notes:

ALNV.PS is designed to be used with LUXC1 to load 8 bytes of data from any 4-byte boundary. For example:

```
/* Copy T2 bytes (a multiple of 16) of data T0 to T1, T0 unaligned, T1 aligned.
            Reads one dw beyond the end of T0. */
            F0, O(T0) /* set up by reading 1st src dw */
   LUXC1
            T3, 0 /* index into src and dst arrays */
   LI
   ADDIU
            T4, T0, 8 /* base for odd dw loads */
            T5, T1, -8/* base for odd dw stores */
   ADDIU
LOOP:
   LUXC1
            F1, T3(T4)
   ALNV.PS F2, F0, F1, T0/* switch F0, F1 for little-endian */
          F2, T3(T1)
   SDC1
           ТЗ, ТЗ, 16
   ADDIU
           F0, T3(T0)
  LUXC1
   ALNV.PS F2, F1, F0, T0/* switch F1, F0 for little-endian */
   BNE
           T3, T2, LOOP
   SDC1
            F2, T3(T5)
DONE:
```

Floating Point Align Variable (cont.)

ALNV.PS

ALNV.PS is also useful with SUXC1 to store paired-single results in a vector loop to a possibly misaligned address:

```
/* T1[i] = T0[i] + F8, T0 aligned, T1 unaligned. */
      CVT.PS.S F8, F8, F8/* make addend paired-single */
/* Loop header computes 1st pair into F0, stores high half if T1 */
/* misaligned */
LOOP:
   LDC1
            F2, T3(T4)/* get T0[i+2]/T0[i+3] */
   ADD.PS
            F1, F2, F8/* compute T1[i+2]/T1[i+3] */
   ALNV.PS F3, F0, F1, T1/* align to dst memory */
            F3, T3(T1)/* store to T1[i+0]/T1[i+1] */
   SUXC1
                      /* i = i + 4 */
            т3, 16
   ADDIU
            F2, T3(T0)/* get T0[i+0]/T0[i+1] */
   LDC1
   ADD.PS
            F0, F2, F8/* compute T1[i+0]/T1[i+1] */
   ALNV.PS
            F3, F1, F0, T1/* align to dst memory */
   BNE
             T3, T2, LOOP
   SUXC1
             F3, T3(T5)/* store to T1[i+2]/T1[i+3] */
```

/* Loop trailer stores all or half of F0, depending on T1 alignment */

An	d							AND
	31	26	25 21	20 16	15 11	10 6	5	0
	SPECIAL 000000		rs	rt	rd	0 00000	AND 100100	
	6		5	5	5	5	6	
	Format:	AND	rd, rs, rt				MIP	'S32

Purpose:

To do a bitwise logical AND

$\textbf{Description:} \texttt{rd} \ \leftarrow \ \texttt{rs} \ \texttt{AND} \ \texttt{rt}$

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical AND operation. The result is placed into GPR *rd*.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow GPR[rs]$ and GPR[rt]

Exceptions:

None

And Immediate

31	26 25 21	20 16	15 0
ANDI	70	rt	immediata
001100	15	It	ininediate
6	5	5	16

Format: ANDI rt, rs, immediate

MIPS32

ANDI

Purpose:

To do a bitwise logical AND with a constant

 $\textbf{Description:} \texttt{rt} \leftarrow \texttt{rs AND immediate}$

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical AND operation. The result is placed into GPR *rt*.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow GPR[rs]$ and zero_extend(immediate)

Exceptions:

None

Unconditional Branch

31	26 25 21	20 16	0
BEQ	0	0	offset
000100	00000	00000	onset
6	5	5	16

Format: B offset

Purpose:

To do an unconditional branch

Description: branch

B offset is the assembly idiom used to denote an unconditional branch. The actual instruction is interpreted by the hardware as BEQ r0, r0, offset.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
I: target_offset \leftarrow sign_extend(offset || 0^2)
I+1: PC \leftarrow PC + target_offset
```

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 Kbytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

В

Assembly Idiom

Bra	nch and I	link						BAL
	31	26	6 25	21	20	16	15	0
	REG	IMM	0		BGEZAL		offset	
	000	001	00000		10001		onset	
	(5	5		5		16	

Format: BAL rs, offset

Assembly Idiom

Purpose:

. . .

To do an unconditional PC-relative procedure call

Description: procedure_call

BAL offset is the assembly idiom used to denote an unconditional branch. The actual instruction is iterpreted by the hardware as BGEZAL r0, offset.

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

Branch on FP False

31	26	25 21	20 18	3 17	16	15 0
	COP1	BC	nd tf	-654		
	010001	01000	cc	0	0	onset
	6	5	3	1	1	16
Fo	rmat: BC1F BC1F	offset (cc cc, offset	= 0 impl	lied	1)	MIPS32 MIPS32

BC1F

Purpose:

To test an FP condition code and do a PC-relative conditional branch

Description: if cc = 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP condition code bit CC is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. An FP condition code is set by the FP compare instruction, C.cond.fmt.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 0
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    endif
```

Branch on FP False (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range

Historical Information:

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

In the MIPS I, II, and III architectures there must be at least one instruction between the compare instruction that sets the condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

Branch on FP False Likely

31	26	25 21	20 1	8 17	16	15 0
	COP1	BC		nd	tf	-554
	010001	01000	cc	1	0	onset
	6	5	3	1	1	16
Fo	rmat: BC1F BC1F	L offset (cc L cc, offset	= 0 im	plie	ed)	MIPS32 MIPS32

BC1FL

Purpose:

To test an FP condition code and make a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

Description: if cc = 0 then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP *Condition Code* bit *CC* is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 0
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

Branch on FP False Likely (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC1F instruction instead.

Historical Information:

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

In the MIPS II and III architections there must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

Branch on FP True

31	26	25 21	20	18 17	16	15 0
COP1		BC		nd	tf	сс <i>и</i>
010001		01000	сс	0	1	offset
6		5	3	1	1	16
Format:	BC1T BC1T	offset (cc = cc, offset	0 impl	ied)	MIPS32 MIPS32	

BC1T

Purpose:

To test an FP condition code and do a PC-relative conditional branch

Description: if cc = 1 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP condition code bit CC is true (1), the program branches to the effective target address after the instruction in the delay slot is executed. An FP condition code is set by the FP compare instruction, C.cond.fmt.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 1
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    endif
```

Branch on FP True (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Historical Information:

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

In the MIPS I, II, and III architectures there must be at least one instruction between the compare instruction that sets the condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

Branch on FP True Likely

31	26	25 21	20	18 17	16	15 0
	COP1	BC		nd	tf	-554
	010001	01000	cc	1	1	onset
	6	5	3	1	1	16
Fo	rmat: BC11 BC11	L offset (co L cc, offset	e = 0 ir	nplie	ed)	MIPS32 MIPS32

BC1TL

Purpose:

To test an FP condition code and do a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

Description: if cc = 1 then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP *Condition Code* bit *CC* is true (1), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 1
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

Branch on FP True Likely (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC1T instruction instead.

Historical Information:

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

In the MIPS II and III architections there must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

Branch on COP2 False

31	26	5 25 21	20 1	8 17	16	15 0
	COP2	BC		nd	tf	-65
	010010	01000	cc	0	0	onset
	6	5	3	1	1	16
I	= 0 imp	lied	l)	MIPS32 MIPS32		

BC2F

Purpose:

To test a COP2 condition code and do a PC-relative conditional branch

Description: if cc = 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by CC is false (0), the program branches to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

```
I: condition ← COP2Condition(cc) = 0
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    endif
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Branch on COP2 False Likely

31	2	5 25 2	21 20	18 17	16	15	0
	COP2	BC		nd	tf	offset	
	010010	01000		1	0	onset	
	6	5	3	1	1	16	
Fo	brmat: BC2 BC2	FL offset (d FL cc, offse	cc = 0 i et	mplie	ed)	MIPS: MIPS:	32 32

Purpose:

To test a COP2 condition code and make a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

Description: if cc = 0 then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by *CC* is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

```
I: condition ← COP2Condition(cc) = 0
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

BC2FL

Branch on COP2 False Likely (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC2F instruction instead.

Branch on COP2 True

31	26	25 21	20 1	8 17	16	15 0
COP2		BC		nd	tf	
010010)	01000	сс	0	1	offset
6		5	3	1	1	16
Format:	BC2T BC2T	offset (cc = cc, offset	0 impli	ed)	MIPS32 MIPS32	

Purpose:

To test a COP2 condition code and do a PC-relative conditional branch

Description: if cc = 1 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by CC is true (1), the program branches to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

Exceptions:

Coprocessor Unusable, Reserved Instruction

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

BC2T

Branch on COP2 True Likely

31	26	25 21	20 18	3 17	16	15 0
	COP2	BC		nd	tf	offect
	010010	01000	cc	1	1	oliset
	6	5	3	1	1	16
	Format: BC2TL offset (cc = 0 implied) BC2TL cc, offset				MIPS32 MIPS32	

BC2TL

Purpose:

To test a COP2 condition code and do a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

Description: if cc = 1 then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by CC is true (1), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

```
I: condition ← COP2Condition(cc) = 1
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

Branch on COP2 True Likely (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC2T instruction instead.

Bra	nch on Equal						BEQ
	31	26	25	21	20 16	15	0
	BEQ 000100		rs		rt	offset	
	6		5	I	5	16	
	Format: E	BEQ	rs, rt, ofi	set			MIPS32

- .

Purpose:

To compare GPRs then do a PC-relative conditional branch

Description: if rs = rt then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 Kbytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

BEQ r0, r0 offset, expressed as B offset, is the assembly idiom used to denote an unconditional branch.

Bra	Branch on Equal Likely BEQ!										
	31	26 25 2	1 20 16	15	0						
	BEQL 010100	rs	rt	offset							
	6	5	5	16							
	Format: BE	QL rs, rt, offs	et		MIPS32						

Purpose:

To compare GPRs then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if rs = rt then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Branch on Equal Likely (cont.)

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BEQ instruction instead.

Historical Information:

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.


To test a GPR then do a PC-relative conditional branch

Description: if $rs \ge 0$ then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

31	26	25 2	1 20 16	15	0
F	REGIMM		BGEZAL	сс. <i>и</i>	
	000001	rs	10001	offset	
	6	5	5	16	

Format: BGEZAL rs, offset

Branch on Greater Than or Equal to Zero and Link

Purpose:

To test a GPR then do a PC-relative conditional procedure call

Description: if $rs \ge 0$ then procedure_call

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

Operation:

```
I: target_offset ← sign_extend(offset || 0<sup>2</sup>)
    condition ← GPR[rs] ≥ 0<sup>GPRLEN</sup>
    GPR[31] ← PC + 8
I+1: if condition then
        PC ← PC + target_offset
    endif
```

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

BGEZAL r0, offset, expressed as BAL offset, is the assembly idiom used to denote a PC-relative branch and link. BAL is used in a manner similar to JAL, but provides PC-relative addressing and a more limited target PC range.

MIPS32

31	26	25	21 20	16 1	5	0
RE	GIMM	**	BGEZ	ZALL	offset	
00	00001	18	100)11	oliset	
	6	5		5	16	

Branch on Greater Than or Equal to Zero and Link Likely

Format: BGEZALL rs, offset

Purpose:

To test a GPR then do a PC-relative conditional procedure call; execute the delay slot only if the branch is taken.

Description: if $rs \ge 0$ then procedure_call_likely

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
I: target_offset ← sign_extend(offset || 0<sup>2</sup>)
    condition ← GPR[rs] ≥ 0<sup>GPRLEN</sup>
    GPR[31] ← PC + 8
I+1: if condition then
        PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

Exceptions:

None

BGEZALL

MIPS32

Branch on Greater Than or Equal to Zero and Link Likely (con't.)

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BGEZAL instruction instead.

Historical Information:

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.

anch on Grea	ater Th	an or Equal	to Zero	o Likely			BGEZ
31	26	25	21 2	0	16 15		0
REGIM	М			BGEZL		- 66 4	
000001	1	rs		00011		onset	
6		5		5		16	,
Format:	BGEZ	L rs, offs	et				MIPS32

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if $rs \ge 0$ then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Branch on Greater Than or Equal to Zero Likely (cont.)

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BGEZ instruction instead.

Historical Information:

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.



To test a GPR then do a PC-relative conditional branch

Description: if rs > 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Bra	unch on Greater	Than Zero Likely			BGTZL
	31	26 25 2	1 20 16	15	0
	BGTZL	70	0	offset	
	010111	15	00000	onset	
	6	5	5	16	
	Format: BG	TZL rs, offset			MIPS32

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if rs > 0 then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Branch on Greater Than Zero Likely (cont.)

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BGTZ instruction instead.

Historical Information:

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.



To test a GPR then do a PC-relative conditional branch

Description: if rs \leq 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Branch on Le	ss Than or	r Equal to Zero	Likely		BLEZI
31	26	25 21	20 16	5 15	0
BLE	ZL		0	CC	
010	110	rs	00000	onset	
6		5	5	16	
Forma	nt: BLEZL	rs, offset			MIPS32

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if $rs \leq 0$ then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Branch on Less Than or Equal to Zero Likely (cont.)

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BLEZ instruction instead.

Historical Information:

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.



To test a GPR then do a PC-relative conditional branch

Description: if rs < 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

Branch on Less Than Zero and Link

31 26	25 21	20 16	15 0
REGIMM	20	BLTZAL	officit
000001	15	10000	onset
6	5	5	16

Format: BLTZAL rs, offset

Purpose:

To test a GPR then do a PC-relative conditional procedure call

Description: if rs < 0 then procedure_call

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is UNPREDICTABLE. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
I: target_offset ← sign_extend(offset || 0<sup>2</sup>)
condition ← GPR[rs] < 0<sup>GPRLEN</sup>
GPR[31] ← PC + 8
I+1: if condition then
PC ← PC + target_offset
endif
```

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

MIPS32

Bra	ranch on Less Than Zero and Link Likely									
	31 20	5 25 21	20 16	15	0					
	REGIMM	rs	BLTZALL	offset						
	000001	15	10010							
	6	5	5	16						

Format: BLTZALL rs, offset

To test a GPR then do a PC-relative conditional procedure call; execute the delay slot only if the branch is taken.

Description: if rs < 0 then procedure_call_likely

.

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is UNPREDICTABLE. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
I: target_offset ← sign_extend(offset || 0<sup>2</sup>)
    condition ← GPR[rs] < 0<sup>GPRLEN</sup>
    GPR[31] ← PC + 8
I+1: if condition then
        PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

Exceptions:

None

MIPS32

Branch on Less Than Zero and Link Likely (cont.)

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BLTZAL instruction instead.

Historical Information:

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.

Bra	nch on Less Than	Zero Likely			BLTZL
	31 26	25 21	20 16	15	0
	REGIMM 000001	rs	BLTZL 00010	offset	
	6	5	5	16	
	Format: BLTZ	L rs, offset			MIPS32

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if rs < 0 then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

BLTZL

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BLTZ instruction instead.

Historical Information:

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.

Branch on Not Equal

31 26	25 21	20 16	15 0
BNE	rs	rt	offset
000101	15	it .	Uliste
6	5	5	16

Format: BNE rs, rt, offset

Purpose:

To compare GPRs then do a PC-relative conditional branch

Description: if rs \neq rt then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

BNE

MIPS32

Bra	nch on Not Equa	ıl Likely			BNEL
	31	26 25 2	1 20 16	15	0
	BNEL 010101	rs	rt	offset	
	6	5	5	16	
	Format: BN	EL rs, rt, offs	et		MIPS32

To compare GPRs then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

Description: if rs ≠ rt then branch_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Branch on Not Equal Likely (cont.)

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BNE instruction instead.

Historical Information:

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.

Breakpoint

BREAK

31		26	25 6	5	0
	SPECIAL		anda	BREAK	
	000000		code	001101	
	6		20	6	

Format: BREAK

MIPS32

Purpose:

To cause a Breakpoint exception

Description:

A breakpoint exception occurs, immediately and unconditionally transferring control to the exception handler. The *code* field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Restrictions:

None

Operation:

SignalException(Breakpoint)

Exceptions:

Breakpoint

Floating Point Compare

C.cond.fmt

31	26	25 21	20 16	15 11	10 8	7	6	5 4	3 0
COP1		£	C.	£_		0	А	FC	
010001		Imt	It	18	cc	0	0	11	cond
6		5	5	5	3	1	1	2	4
Format:	Format:C.cond.S fs, ft (cc = 0 implied)MIPSC.cond.D fs, ft (cc = 0 implied)MIPS							MIPS32 MIPS32	
	C.co	nd.PS fs, ft(c	c = 0 implied)				MIPS	MIPS64 532 Release 2
	C.co	nd.S cc, fs, f	t						MIPS32
	C.co	nd.D cc, fs, f	t						MIPS32
	C.co	nd.PS cc, fs,	ft						MIPS64
								MIPS	532 Release 2

Purpose:

To compare FP values and record the Boolean result in a condition code

Description: cc \leftarrow fs compare_cond ft

The value in FPR *fs* is compared to the value in FPR *ft*; the values are in format *fmt*. The comparison is exact and neither overflows nor underflows.

If the comparison specified by $cond_{2..1}$ is true for the operand values, the result is true; otherwise, the result is false. If no exception is taken, the result is written into condition code CC; true is 1 and false is 0.

c.cond.PS compares the upper and lower halves of FPR *fs* and FPR *ft* independently and writes the results into condition codes CC +1 and CC respectively. The CC number must be even. If the number is not even the operation of the instruction is **UNPREDICTABLE**.

If one of the values is an SNaN, or $cond_3$ is set and at least one of the values is a QNaN, an Invalid Operation condition is raised and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written and an Invalid Operation exception is taken immediately. Otherwise, the Boolean result is written into condition code *CC*.

There are four mutually exclusive ordering relations for comparing floating point values; one relation is always true and the others are false. The familiar relations are *greater than*, *less than*, and *equal*. In addition, the IEEE floating point standard defines the relation *unordered*, which is true when at least one operand value is NaN; NaN compares unordered with everything, including itself. Comparisons ignore the sign of zero, so +0 equals -0.

The comparison condition is a logical predicate, or equation, of the ordering relations such as *less than or equal*, *equal*, *not less than*, or *unordered or equal*. Compare distinguishes among the 16 comparison predicates. The Boolean result of the instruction is obtained by substituting the Boolean value of each ordering relation for the two FP values in the equation. If the *equal* relation is true, for example, then all four example predicates above yield a true result. If the *unordered* relation is true then only the final predicate, *unordered or equal*, yields a true result.

Logical negation of a compare result allows eight distinct comparisons to test for the 16 predicates as shown in . Each mnemonic tests for both a predicate and its logical negation. For each mnemonic, *compare* tests the truth of the first predicate. When the first predicate is true, the result is true as shown in the "If Predicate Is True" column, and the second predicate must be false, and vice versa. (Note that the False predicate is never true and False/True do not follow the normal pattern.)

The truth of the second predicate is the logical negation of the instruction result. After a compare instruction, test for the truth of the first predicate can be made with the Branch on FP True (BC1T) instruction and the truth of the second can be made with Branch on FP False (BC1F).

Table 3-25 shows another set of eight compare operations, distinguished by a $cond_3$ value of 1 and testing the same 16 conditions. For these additional comparisons, if at least one of the operands is a NaN, including Quiet NaN, then an Invalid Operation condition is raised. If the Invalid Operation condition is enabled in the *FCSR*, an Invalid Operation exception occurs.

Instruction	Comparison Predicate					Comparis Resu	on CC lt	Instru	iction
		I	Rela Val	tion ues	n		Inv Op Excp.	Cond Fie	lition eld
Cond Mnemonic	Name of Predicate and Logically Negated Predicate (Abbreviation)	>	<	=	?	If Predicate Is True	if QNaN ?	3	20
E	False [this predicate is always False]	F	F	F	F	F			0
1	True (T)	Т	Т	Т	Т	Ľ			0
UN	Unordered	F	F	F	Т	T T F F			1
UN	Ordered (OR)	Т	Т	Т	F				1
FO	Equal	F	F	Т	F	Т			2
EQ	Not Equal (NEQ)	Т	Т	F	Т	F			
LIEO	Unordered or Equal	F	F	Т	Т	Т	Т		2
UEQ	Ordered or Greater Than or Less Than (OGL)	Т	Т	F	F F	0	5		
OLT	Ordered or Less Than	F	Т	F	F	Т	NO	0	4
OLI	Unordered or Greater Than or Equal (UGE)	Т	F	Т	Т	F			4
IUT	Unordered or Less Than	F	Т	F	Т	Т			5
ULI	Ordered or Greater Than or Equal (OGE)	Т	F	Т	F	F			5
OLE	Ordered or Less Than or Equal	F	Т	Т	F	Т			6
OLE	Unordered or Greater Than (UGT)	Т	F	F	Т	F			0
ITE	Unordered or Less Than or Equal	F	Т	Т	Т	Т			7
ULE	Ordered or Greater Than (OGT)	Т	F	F	F	F			/
	Key: $? = unordered$, $> = greater than$, $< = less$	thar	ı, =	is eq	ual.	T = True, F = F	alse		

C.cond.fmt

Instruction	Comparison Predicate	Comparison Predicate							ructio n							
Cond	Name of Predicate and	Relation Values			Relation Values				Relation Values			1	If Predicate	Inv Op Excn If	Conc Fie	lition eld
Mnemonic	Logically Negated Predicate (Abbreviation)	>	<	=	?	Is True	QNaN?	3	20							
SE	Signaling False [this predicate always False]	F	F	F	F	F			0							
51	Signaling True (ST)	Т	Т	Т	Т	I.			0							
NGLE	Not Greater Than or Less Than or Equal	F	F	F	Т	Т			1							
NOLL	Greater Than or Less Than or Equal (GLE)	Т	Т	Т	F	F			1							
SEO	Signaling Equal	F	F	Т	F	Т			2							
SEQ	Signaling Not Equal (SNE)	Т	Т	F	Т	F			2							
NGI	Not Greater Than or Less Than	F	F	Т	Т	Т			3							
NOL	Greater Than or Less Than (GL)	Т	Т	F	F	F	Vas	1	5							
IT	Less Than	F	Т	F	F	Т	165	1	4							
	Not Less Than (NLT)	Т	F	Т	Т	F			4							
NGE	Not Greater Than or Equal	F	Т	F	Т	Т			5							
NUE	Greater Than or Equal (GE)	Т	F	Т	F	F			5							
IE	Less Than or Equal	F	Т	Т	F	Т			6							
	Not Less Than or Equal (NLE)	Т	F	F	Т	F			0							
NGT	Not Greater Than	F	Т	Т	Т	Т			7							
101	Greater Than (GT)	Т	F	F	F	F			/							
	Key: ? = unordered, > = greater than, < = less	than,	= is	equ	al, T	$\Gamma = True, F = Fc$	ulse									

Table 3-26 FPU Comparisons With Special Operand Exceptions for QNaNs

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

Restrictions:

The fields *fs* and *ft* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPREDICT-ABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of C.cond.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode, or if the condition code number is odd.

Operation:

```
if SNaN(ValueFPR(fs, fmt)) or SNaN(ValueFPR(ft, fmt)) or
   QNaN(ValueFPR(fs, fmt)) or QNaN(ValueFPR(ft, fmt)) then
   less \leftarrow false
   equal \leftarrow false
   unordered \leftarrow true
   if (SNaN(ValueFPR(fs,fmt)) or SNaN(ValueFPR(ft,fmt))) or
    (cond<sub>3</sub> and (QNaN(ValueFPR(fs,fmt)) or QNaN(ValueFPR(ft,fmt)))) then
        SignalException(InvalidOperation)
    endif
else
    less \leftarrow ValueFPR(fs, fmt) <_{fmt} ValueFPR(ft, fmt)
   equal \leftarrow ValueFPR(fs, fmt) =<sub>fmt</sub> ValueFPR(ft, fmt)
   unordered \leftarrow false
endif
condition \leftarrow (cond<sub>2</sub> and less) or (cond<sub>1</sub> and equal)
       or (cond_0 and unordered)
SetFPConditionCode(cc, condition)
```

For c.cond.PS, the pseudo code above is repeated for both halves of the operand registers, treating each half as an independent single-precision values. Exceptions on the two halves are logically ORed and reported together. The results of the lower half comparison are written to condition code CC; the results of the upper half comparison are written to condition code CC.

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation, Invalid Operation

Programming Notes:

FP computational instructions, including compare, that receive an operand value of Signaling NaN raise the Invalid Operation condition. Comparisons that raise the Invalid Operation condition for Quiet NaNs in addition to SNaNs permit a simpler programming model if NaNs are errors. Using these compares, programs do not need explicit code to check for QNaNs causing the *unordered* relation. Instead, they take an exception and allow the exception handling system to deal with the error when it occurs. For example, consider a comparison in which we want to know if two numbers are equal, but for which *unordered* would be an error.

```
# comparisons using explicit tests for ONaN
  c.eq.d $f2,$f4# check for equal
  nop
             # it is equal
  bclt L2
  c.un.d $f2,$f4# it is not equal,
              # but might be unordered
  bclt ERROR # unordered goes off to an error handler
# not-equal-case code here
   . . .
# equal-case code here
L2:
# comparison using comparisons that signal ONaN
  c.seq.d $f2,$f4 # check for equal
  nop
  bc1t
       L2
                # it is equal
  nop
# it is not unordered here
   . . .
# not-equal-case code here
# equal-case code here
```



To perform the cache operation specified by op.

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to form an effective address. The effective address is used in one of the following ways based on the operation to be performed and the type of cache as described in the following table.

Operation Requires an	Type of Cache	Usage of Effective Address
Address	Virtual	The effective address is used to address the cache. It is implementation dependent whether an address translation is performed on the effective address (with the possibility that a TLB Refill or TLB Invalid exception might occur)
Address	Physical	The effective address is translated by the MMU to a physical address. The physical address is then used to address the cache
Index	N/A	The effective address is translated by the MMU to a physical address. It is implementation dependent whether the effective address or the translated physical address is used to index the cache. Assuming that the total cache size in bytes is CS, the associativity is A, and the number of bytes per tag is BPT, the following calculations give the fields of the address which specify the way and the index: OffsetBit \leftarrow Log2(BPT) IndexBit \leftarrow Log2(CS / A) WayBit \leftarrow IndexBit + Ceiling(Log2(A)) Way \leftarrow Addr _{WayBit-1IndexBit} Index \leftarrow Addr _{IndexBit-1OffsetBit} For a direct-mapped cache, the Way calculation is ignored and the Index value fully specifies the cache tag. This is shown symbolically in the figure below.

Table 3-27 Usage of Effective Address

Perform Cache Operation

CACHE

Figure 3-2 Usage of Address Fields to Select Index and Way



A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur on any operation. For index operations (where the address is used to index the cache but need not match the cache tag) software should use unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of TLBS.

The effective address may be an arbitrarily-aligned by address. The CACHE instruction never causes an Address Error Exception due to an non-aligned address.

A Cache Error exception may occur as a byproduct of some operations performed by this instruction. For example, if a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Similarly, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error. However, cache error exceptions should must be triggered by an Index Load Tag or Index Store tag operation, as these operations are used for initialization and diagnostic purposes.

An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of the kernel address space which would normally result in such an exception. It is implementation dependent whether such an exception does occur.

It is implementation dependent whether a data watch is triggered by a cache instruction whose address matches the Watch register address match conditions.

Bits [17:16] of the instruction specify the cache on which to perform the operation, as follows:

Code	Name	Cache
2#00	Ι	Primary Instruction
2#01	D	Primary Data or Unified Primary
2#10	Т	Tertiary
2#11	S	Secondary

Table 3-28 Encoding of Bits[17:16] of CACHE Instruction

Bits [20:18] of the instruction specify the operation to perform. To provide software with a consistent base of cache operations, certain encodings must be supported on all processors. The remaining encodings are recommended.

Perform Cache Operation

CACHE

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance
	Ι	Index Invalidate	Index	Set the state of the cache block at the specified index to invalid. This required encoding may be used by software to invalidate the entire instruction cache by stepping through all valid indices.	Required
2#000	D	Index Writeback Invalidate / Index Invalidate	Index	For a write-back cache: If the state of the cache block at the specified index is valid and dirty, write the block back to the memory address specified by the cache tag. After that operation is completed, set the state of the cache block to involved. If the block is write the dirty eact the	Required
	S, T	Index Writeback Invalidate / Index Invalidate	Index	 For a write-through cache: Set the state of the cache block at the specified index to invalid. This required encoding may be used by software to invalidate the entire data cache by stepping through all valid indices. Note that Index Store Tag should be used to initialize the cache at powerup. 	Optional
2#001	All	Index Load Tag	Index	Read the tag for the cache block at the specified index into the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. If the <i>DataLo</i> and <i>DataHi</i> registers are implemented, also read the data corresponding to the byte index into the <i>DataLo</i> and <i>DataHi</i> registers. This operation must not cause a Cache Error Exception. The granularity and alignment of the data read into the <i>DataLo</i> and <i>DataHi</i> registers is implementation-dependent, but is typically the result of an aligned access to the cache, ignoring the appropriate low-order bits of the byte index.	Recommended

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance
2#010	All	Index Store Tag	Index	Write the tag for the cache block at the specified index from the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. This operation must not cause a Cache Error Exception. This required encoding may be used by software to initialize the entire instruction or data caches by stepping through all valid indices. Doing so requires that the <i>TagLo</i> and <i>TagHi</i> registers associated with the cache be initialized first.	Required
2#011	All	Implementation Dependent	Unspecified	Available for implementation-dependent operation.	Optional
2#100	I, D	Hit Invalidate	Address	If the cache block contains the specified address, set the state of the cache block to invalid. This required encoding may be used by software to invalidate a range of addresses	Required (Instruction Cache Encoding Only), Recommended otherwise
	S, T	Hit Invalidate	Address	from the instruction cache by stepping through the address range by the line size of the cache.	Optional

Table 3-29 Encoding of Bits [20:18] of the CACHE Instruction

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance
	I	Fill	Address	Fill the cache from the specified address.	Recommended
2#101	D	Hit Writeback Invalidate / Hit Invalidate	Address	For a write-back cache: If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After that operation is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to	Required
	S, T	Hit Writeback Invalidate / Hit Invalidate	Address	 For a write-through cache: If the cache block to contains the specified address, set the state of the cache block to invalid. This required encoding may be used by software to invalidate a range of addresses from the data cache by stepping through the address range by the line size of the cache. 	Optional
2#110	D	Hit Writeback	Address	If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After the operation is	Recommended
2#110	S, T	Hit Writeback	Address	completed, leave the state of the line valid, but clear the dirty state. For a write-through cache, this operation may be treated as a nop.	Optional

Table 3-29 Encoding of Bits [20:18] of the CACHE Instruction

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance
2#111	I, D	Fetch and Lock	Address	If the cache does not contain the specified address, fill it from memory, performing a writeback if required, and set the state to valid and locked. If the cache already contains the specified address, set the state to locked. In set-associative or fully-associative caches, the way selected on a fill from memory is implementation dependent. The lock state may be cleared by executing an Index Invalidate, Index Writeback Invalidate, Hit Invalidate, or Hit Writeback Invalidate operation to the locked line, or via an Index Store Tag operation to the line that clears the lock bit. Note that clearing the lock state via Index Store Tag is dependent on the implementation-dependent cache tag and cache line organization, and that Index and Index Writeback Invalidate operations are dependent on cache line organization. Only Hit and Hit Writeback Invalidate or intervention that hits on the locked line. Software must not depend on the locked line is displaced as the result of an external invalidate or intervention that hits on the locked line if it were not locked. It is implementation dependent whether a locked line is first wore than one line. For example, more than one line around the referenced address may be fetched and locked. It is recommended that only the single line containing the referenced address be affected.	Recommended

Table 3-29 Encoding of Bits [20:18] of the CACHE Instruction

Perform Cache Operation (cont.)

Restrictions:

The operation of this instruction is UNDEFINED for any operation/cache combination that is not implemented.

The operation of this instruction is **UNDEFINED** if the operation requires an address, and that address is uncacheable.

The operation of the instruction is **UNPREDICTABLE** if the cache line that contains the CACHE instruction is the target of an invalidate or a writeback invalidate.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Operation:

Exceptions:

TLB Refill Exception.

TLB Invalid Exception

Coprocessor Unusable Exception

Address Error Exception

Cache Error Exception

Bus Error Exception

5 0	6	11 10	15	20 16	21	26 2	31	
CEIL.L	61	C	C.	0	C		COP1	ſ
001010	Id	15	15	00000	Imt		010001	
6	5	5	5	5	5	·	6	
MIPS64 MIPS32 Release 2 MIPS64 MIPS32 Release 2					S fd, fs D fd, fs	CEIL.I	Format:	

To convert an FP value to 64-bit fixed point, rounding up

Description: fd \leftarrow convert_and_round(fs)

Fixed Point Ceiling Convert to Long Fixed Point

The value in FPR *fs*, in format *fmt*, is converted to a value in 64-bit long fixed point format and rounding toward $+\infty$ (rounding mode 2). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{63} to 2^{63} -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, a d the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

CEIL.L.fmt

Fixed Point Ceiling Convert to Long Fixed Point (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow
Floating Point Ceiling Convert to Word Fixed Point

CEIL.W.fmt

31	26 2	25	21	20 16	15 11	10 6	5 0
COP1		first		0	fa	fJ	CEIL.W
010001		fmt		00000	18	Id	001110
6		5		5	5	5	6
Format:	CEIL.N	W.S fd, W.D fd,	fs fs				MIPS32 MIPS32

Purpose:

To convert an FP value to 32-bit fixed point, rounding up

Description: fd \leftarrow convert_and_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format and rounding toward $+\infty$ (rounding mode 2). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{31} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

Operation:

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow

31	26	25 21	20 16	15 11	10 0
(COP1	CF		c	0
0	10001	00010	rt	IS	000 0000 0000
	6	5	5	5	11
For	mat: CFC1	rt fs			MIPS32

CFC1

Purpose:

To copy a word from an FPU control register to a GPR

Description: rt \leftarrow FP_Control[fs]

Move Control Word From Floating Point

Copy the 32-bit word from FP (coprocessor 1) control register fs into GPR rt.

Restrictions:

There are a few control registers defined for the floating point unit. The result is **UNPREDICTABLE** if *fs* specifies a register that does not exist.

Operation:

```
if fs = 0 then

temp \leftarrow FIR

elseif fs = 25 then

temp \leftarrow 0^{24} || FCSR<sub>31..25</sub> || FCSR<sub>23</sub>

elseif fs = 26 then

temp \leftarrow 0^{14} || FCSR<sub>17..12</sub> || 0<sup>5</sup> || FCSR<sub>6..2</sub> || 0<sup>2</sup>

elseif fs = 28 then

temp \leftarrow 0^{20} || FCSR<sub>11.7</sub> || 0<sup>4</sup> || FCSR<sub>24</sub> || FCSR<sub>1..0</sub>

elseif fs = 31 then

temp \leftarrow FCSR

else

temp \leftarrow UNPREDICTABLE

endif

GPR[rt] \leftarrow temp
```

Move Control Word From Floating Point (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Historical Information:

For the MIPS I, II and III architectures, the contents of GPR *rt* are **UNPREDICTABLE** for the instruction immediately following CFC1.

MIPS V and MIPS32 introduced the three control registers that access portions of FCSR. These registers were not available in MIPS I, II, III, or IV.

Mo	Move Control Word From Coprocessor 2 CFC													
	31	26 25 2	1 20 16	5 15	11 10	0								
	COP2	CF	***		Impl									
	010010	00010	11		mpi									
	6	5	5		16									

Format: CFC2 rt, rd

The syntax shown above is an example using CFC1 as a model. The specific syntax is implementation dependent.

MIPS32

Purpose:

To copy a word from a Coprocessor 2 control register to a GPR

Copy the 32-bit word from the Coprocessor 2 control register denoted by the *Impl* field. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

Restrictions:

The result is **UNPREDICTABLE** if *Impl* specifies a register that does not exist.

Operation:

```
\begin{array}{l} \texttt{temp} \leftarrow \texttt{CP2CCR[Impl]} \\ \texttt{GPR[rt]} \leftarrow \texttt{temp} \end{array}
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Count Leading Ones in Word

31	26	25 21	20 16	15 11	10 6	5 0
SPECIA	L2		at	nd	0	CLO
011100	0	rs	rt	ra	00000	100001
6		5	5	5	5	6
Format:	CLO ro	l, rs				MIPS32

Purpose:

To Count the number of leading ones in a word

Description: rd \leftarrow count_leading_ones rs

Bits 31..0 of GPR *rs* are scanned from most significant to least significant bit. The number of leading ones is counted and the result is written to GPR *rd*. If all of bits 31..0 were set in GPR *rs*, the result written to GPR *rd* is 32.

Restrictions:

To be compliant with the MIPS32 and MIPS64 Architecture, software must place the same GPR number in both the *rt* and *rd* fields of the instruction. The operation of the instruction is **UNPREDICTABLE** if the *rt* and *rd* fields of the instruction contain different values.

Operation:

```
\begin{array}{l} \text{temp} \leftarrow 32 \\ \text{for i in 31 .. 0} \\ & \text{if } \operatorname{GPR[rs]_i} = 0 \text{ then} \\ & \text{temp} \leftarrow 31 - i \\ & \text{break} \\ & \text{endif} \\ \text{endfor} \\ \operatorname{GPR[rd]} \leftarrow \text{temp} \end{array}
```

Exceptions:

None

CLO

Count Leading Zeros in Word

31	26	25 21	20 16	15 11	10 6	5 0
SPECIAL2	2	***		rd	0	CLZ
011100		15	11	Id	00000	100000
6		5	5	5	5	6
Format: CI	LZ rd	, rs				MIPS32

CLZ

Purpose

Count the number of leading zeros in a word

Description: rd ← count_leading_zeros rs

Bits 31..0 of GPR *rs* are scanned from most significant to least significant bit. The number of leading zeros is counted and the result is written to GPR *rd*. If no bits were set in GPR *rs*, the result written to GPR *rt* is 32.

Restrictions:

To be compliant with the MIPS32 and MIPS64 Architecture, software must place the same GPR number in both the *rt* and *rd* fields of the instruction. The operation of the instruction is **UNPREDICTABLE** if the *rt* and *rd* fields of the instruction contain different values.

Operation:

```
\begin{array}{l} \text{temp} \leftarrow 32 \\ \text{for i in 31 .. 0} \\ & \text{if } \operatorname{GPR[rs]_i} = 1 \text{ then} \\ & \text{temp} \leftarrow 31 - i \\ & \text{break} \\ & \text{endif} \\ \text{endfor} \\ \operatorname{GPR[rd]} \leftarrow \text{temp} \end{array}
```

Exceptions:

None

Coprocessor Operation to Coprocessor 2



Purpose:

To performance an operation to Coprocessor 2

Description: CoprocessorOperation(2, cofun)

An implementation-dependent operation is performance to Coprocessor 2, with the *cofun* value passed as an argument. The operation may specify and reference internal coprocessor registers, and may change the state of the coprocessor conditions, but does not modify state within the processor. Details of coprocessor operation and internal state are described in the documentation for each Coprocessor 2 implementation.

Restrictions:

Operation:

CoprocessorOperation(2, cofun)

Exceptions:

Coprocessor Unusable Reserved Instruction COP2

Mov	ve Control Wor	d to Float	ting Point							CTC1
	31	26 25	21	20	16	15	11	10		0
Γ	COP1		СТ			C			0	
	010001		00110	rt		IS			000 0000 0000	
	6		5	5		5			11	
	Format: C	TC1 rt	t, fs							MIPS32

Purpose:

To copy a word from a GPR to an FPU control register

Description: FP_Control[fs] ← rt

Copy the low word from GPR rt into the FP (coprocessor 1) control register indicated by fs.

Writing to the floating point *Control/Status* register, the *FCSR*, causes the appropriate exception if any *Cause* bit and its corresponding *Enable* bit are both set. The register is written before the exception occurs. Writing to *FEXR* to set a cause bit whose enable bit is already set, or writing to *FENR* to set an enable bit whose cause bit is already set causes the appropriate exception. The register is written before the exception occurs.

Restrictions:

There are a few control registers defined for the floating point unit. The result is **UNPREDICTABLE** if *fs* specifies a register that does not exist.

Move Control Word to Floating Point (cont.)

Operation:

```
temp \leftarrow GPR[rt]<sub>31..0</sub>
if fs = 25 then
    if temp_{31..8} \neq 0^{24} then
          UNPREDICTABLE
     else
          FCSR \leftarrow temp_{7..1} \mid \mid FCSR_{24} \mid \mid temp_{0} \mid \mid FCSR_{22..0}
     endif
elseif fs = 26 then
     if temp_{22..18} \neq 0 then
          UNPREDICTABLE
     else
          \texttt{FCSR} \leftarrow \texttt{FCSR}_{31..18} \mid \mid \texttt{temp}_{17..12} \mid \mid \texttt{FCSR}_{11..7} \mid \mid
          temp_{6..2} || FCSR_{1..0}
     endif
elseif fs = 28 then
     if temp_{22..18} \neq 0 then
          UNPREDICTABLE
     else
          \texttt{FCSR} \leftarrow \texttt{FCSR}_{31..25} \mid \mid \texttt{temp}_2 \mid \mid \texttt{FCSR}_{23..12} \mid \mid \texttt{temp}_{11..7}
          || FCSR_{6..2} || temp_{1..0}
     endif
elseif fs = 31 then
     if temp_{22,..18} \neq 0 then
          UNPREDICTABLE
     else
          FCSR \leftarrow temp
     endif
else
     UNPREDICTABLE
endif
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation, Invalid Operation, Division-by-zero, Inexact, Overflow, Underflow

Historical Information:

For the MIPS I, II and III architectures, the contents of floating point control register *fs* are undefined for the instruction immediately following CTC1.

MIPS V and MIPS32 introduced the three control registers that access portions of FCSR. These registers were not available in MIPS I, II, III, or IV.

CTC1

Move Co	ntrol Wor	rd to Co	processor 2
---------	-----------	----------	-------------

31	26 25	21 20	16	15 11 10	0
COP2	CT		rt		Impl
010010	00110		It		mpi
6	5		5		16

Format: CTC2 rt, rd

The syntax shown above is an example using CTC1 as a model. The specific syntax is implementation dependent.

CTC2

MIPS32

Purpose:

To copy a word from a GPR to a Coprocessor 2 control register

Description: CP2CCR[Impl] ← rt

Copy the low word from GPR *rt* into the Coprocessor 2 control register denoted by the *Impl* field. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

Restrictions:

The result is **UNPREDICTABLE** if *rd* specifies a register that does not exist.

Operation:

 $\begin{array}{l} \texttt{temp} \leftarrow \texttt{GPR[rt]} \\ \texttt{CP2CCR[Impl]} \leftarrow \texttt{temp} \end{array}$

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Convert to Double Floating Point

CVT.D.fmt

31	26	25	21	20	16	15	11	10	6	5	0
COP1			fmt			£-		£4		CVT.D	
01000	1				0	18		Id		100001	
6			5	5		5		5		6	
Format:	CVT. CVT. CVT.	D.S fd D.W fd D.L fd	, fs , fs , fs							MII MII MII MIPS32 Relea	2S32 2S32 2S64 1se 2

Purpose:

To convert an FP or fixed point value to double FP

Description: fd \leftarrow convert_and_round(fs)

The value in FPR *fs*, in format *fint*, is converted to a value in double floating point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*. If *fint* is S or W, then the operation is always exact.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for double floating point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

For CVT.D.L, the result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR (fd, D, ConvertFmt(ValueFPR(fs, fmt), fmt, D))

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact

Floating Point Convert to Long Fixed Point

CVT.L.fmt

3	1 26	25 2	1 20	16	15	11	10 6	55	i	0
	COP1	frank		0	£-		6.1		CVT.L	
	010001	IIIIt		00000	18		Id		100101	
	6	5		5	5		5		6	
	Format: CVT.	L.S fd, fs L.D fd, fs						r I	MIPS MIPS32 Release MIPS MIPS32 Release	64 264 64

Purpose:

To convert an FP value to a 64-bit fixed point

Description: fd \leftarrow convert_and_round(fs)

Convert the value in format *fmt* in FPR *fs* to long fixed point format and round according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{63} to 2^{63} -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for long fixed point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR (fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Floating Point Convert to Long Fixed Point, cont.

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow



Purpose:

To convert two FP values to a paired single value

Description: $fd \leftarrow fs_{31..0} \mid \mid ft_{31..0}$

The single-precision values in FPR *fs* and *ft* are written into FPR *fd* as a paired-single value. The value in FPR *fs* is written into the upper half, and the value in FPR *ft* is written into the lower half.



CVT.PS.S is similar to PLL.PS, except that it expects operands of format S instead of PS.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *ft* must specify FPRs valid for operands of type *S*; if they are not valid, the result is **UNPREDICT-ABLE**.

The operand must be a value in format *S*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Floating Point Convert Pair to Paired Single (cont.)

CVT.PS.S

Operation:

StoreFPR(fd, S, ValueFPR(fs,S) || ValueFPR(ft,S))

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation

Floating Point Convert to Single Floating Point

CVT.S.fmt

31	26	25	21 20	16	15	11	10	6	5 0
COP	P1	form t		0	£	fs			CVT.S
0100	01	IIIIt	(00000	18		Id		100000
6		5		5	5		5		6
Forma	t: CVT. CVT. CVT.	S.D fd, fs S.W fd, fs S.L fd, fs							MIPS32 MIPS32 MIPS64 MIPS32 Release 2

Purpose:

To convert an FP or fixed point value to single FP

Description: fd \leftarrow convert_and_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in single floating point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for single floating point. If they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

For CVT.S.L, the result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, S, ConvertFmt(ValueFPR(fs, fmt), fmt, S))

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow, Underflow

Flo	oating Point Convert Pair Lower to Single Floating Point												CVT	S.PI	
	31	26	25	21	20	16	15		11	10		6	5		0
	COP1		fmt		0			c			C 1			CVT.S.PL	
	010001		10110		00000			IS			Id			101000	
	6		5		5			5			5			6	

Format: CVT.S.PL fd, fs

MIPS64 MIPS32 Release 2

Purpose:

To convert one half of a paired single FP value to single FP

Description: fd ← convert_and_round(fs)

The lower paired single value in FPR *fs*, in format *PS*, is converted to a value in single floating point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*. This instruction can be used to isolate the lower half of a paired single value.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *PS* and *fd* for single floating point. If they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *PS*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of CVT.S.PL is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR (fd, S, ConvertFmt(ValueFPR(fs, PS), PL, S))

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow, Underflow

10	bating Point Conv	ert Pair Uppe	r to Single	e Floating P	oint				CVT.S.P	۷U
	31	26 25	21 20	16	15	11 1	0	65	0	
	COP1 010001	fmt 10110		0 00000	fs		fd		CVT.S.PU 100000	
	6	5		5	5		5		6	1
	Format: CV	F.S.PU fd, f	S						MIPS64	ł

Purpose:

To convert one half of a paired single FP value to single FP

Description: fd ← convert_and_round(fs)

The upper paired single value in FPR *fs*, in format *PS*, is converted to a value in single floating point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*. This instruction can be used to isolate the upper half of a paired single value.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *PS* and *fd* for single floating point. If they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *PS*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of CVT.S.PU is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR (fd, S, ConvertFmt(ValueFPR(fs, PS), PU, S))

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow, Underflow



MIPS32 Release 2

Floating Point Convert to Word Fixed Point

C\	/ T .	W.	fmt
\mathbf{v}	/ 1.		

31	26	25	21	20	16	15	11	10	6	5		0
COP1		f.	t	0		fa		fJ			CVT.W	
010001		11	III	00000		18		Id			100100	
6		:	5	5		5		5			6	
Format:	CVT. CVT.	W.S fd, W.D fd,	fs fs								MIP: MIP:	S32 S32

Purpose:

To convert an FP value to 32-bit fixed point

Description: fd \leftarrow convert_and_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{31} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for word fixed point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

Operation:

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow

Debug	g Exception	Retu	rn		DERET
31	26	25	24 6	5	0
	COP0	CO	0		DERET
0	010000	1	000 0000 0000 0000 0000		011111
	6	1	19		6
For	mat: deret				EJTAG

Purpose:

To Return from a debug exception.

Description:

DERET clears execution and instruction hazards, returns from Debug Mode and resumes non-debug execution at the instruction whose address is contained in the *DEPC* register. DERET does not execute the next instruction (i.e. it has no delay slot).

Restrictions:

A DERET placed between an LL and SC instruction does not cause the SC to fail.

If the DEPC register with the return address for the DERET was modified by an MTC0 or a DMTC0 instruction, a CP0 hazard exists that must be removed via software insertion of the appropriate number of SSNOP instructions (for implementations of Release 1 of the Architecture) or by an EHB, or other execution hazard clearing instruction (for implementations of Release 2 of the Architecture).

DERET implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the DERET returns.

This instruction is legal only if the processor is executing in Debug Mode. The operation of the processor is **UNDE-FINED** if a DERET is executed in the delay slot of a branch or jump instruction.

Debug Exception Return (cont.)

DERET

Operation:

```
\begin{split} & \text{Debug}_{\text{DM}} \leftarrow 0 \\ & \text{Debug}_{\text{IEXI}} \leftarrow 0 \\ & \text{if IsMIPS16Implemented() then} \\ & \text{PC} \leftarrow \text{DEPC}_{31..1} \parallel 0 \\ & \text{ISAMode} \leftarrow \text{DEPC}_{0} \\ & \text{else} \\ & \text{PC} \leftarrow \text{DEPC} \\ & \text{endif} \\ & \text{ClearHazards()} \end{split}
```

Exceptions:

Coprocessor Unusable Exception Reserved Instruction Exception



To return the previous value of the *Status* register and disable interrupts. If DI is specified without an argument, GPR r0 is implied, which discards the previous value of the Status register.

Description: rt \leftarrow Status; Status_{IE} \leftarrow 0

The current value of the *Status* register is loaded into general register *rt*. The Interrupt Enable (IE) bit in the *Status* register is then cleared.

Restrictions:

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

This operation specification is for the general interrupt enable/disable operation, with the *sc* field as a variable. The individual instructions DI and EI have a specific value for the *sc* field.

```
data \leftarrow Status
GPR[rt] \leftarrow data
Status<sub>IE</sub> \leftarrow 0
```

Disable Interrupts, cont.

Exceptions:

Coprocessor Unusable Reserved Instruction (Release 1 implementations)

Programming Notes:

The effects of this instruction are identical to those accomplished by the sequence of reading *Status* into a GPR, clearing the IE bit, and writing the result back to *Status*. Unlike the multiple instruction sequence, however, the DI instruction can not be aborted in the middle by an interrupt or exception.

This instruction creates an execution hazard between the change to the Status register and the point where the change to the interrupt enable takes effect. This hazard is cleared by the EHB, JALR.HB, JR.HB, or ERET instructions. Software must not assume that a fixed latency will clear the execution hazard.

Div	vide Word							DIV
	31	26	25 2	1 20	16 15	5 6	5	0
	SPECIAL			art		0	DIV	
	000000		IS	n		00 0000 0000	011010	
	6		5	5		10	6	,
	Format: Di	IV :	rs, rt				MIP	S32

Purpose:

To divide a 32-bit signed integers

Description: (HI, LO) \leftarrow rs / rt

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as signed values. The 32-bit quotient is placed into special register *LO* and the 32-bit remainder isplaced into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

If the divisor in GPR *rt* is zero, the arithmetic result value is UNPREDICTABLE.

Operation:

```
\begin{array}{rcl} q & \leftarrow & \operatorname{GPR}[\operatorname{rs}]_{31..0} & \operatorname{div} & \operatorname{GPR}[\operatorname{rt}]_{31..0} \\ \operatorname{LO} & \leftarrow & q \\ r & \leftarrow & \operatorname{GPR}[\operatorname{rs}]_{31..0} & \operatorname{mod} & \operatorname{GPR}[\operatorname{rt}]_{31..0} \\ \operatorname{HI} & \leftarrow & r \end{array}
```

Exceptions:

None

Divide Word (cont.)

Programming Notes:

No arithmetic exception occurs under any circumstances. If divide-by-zero or overflow conditions are detected and some action taken, then the divide instruction is typically followed by additional instructions to check for a zero divisor and/or for overflow. If the divide is asynchronous then the zero-divisor check can execute in parallel with the divide. The action taken on either divide-by-zero or overflow is either a convention within the program itself, or more typically within the system software; one possibility is to take a BREAK exception with a *code* field value to signal the problem to the system software.

As an example, the C programming language in a UNIX[®] environment expects division by zero to either terminate the program or execute a program-specified signal handler. C does not expect overflow to cause any exceptional condition. If the C compiler uses a divide instruction, it also emits code to test for a zero divisor and execute a BREAK instruction to inform the operating system if a zero is detected.

In some processors the integer divide operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the divide so that other instructions can execute in parallel.

Historical Perspective:

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is UNPREDICTABLE. Reads of the HI or LO special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

Floating Point Divide

DIV.fmt

31	26	25	21	20	16	15	11	10	6	5		0
COP1		fmt		ft		fa		fd			DIV	
010001		1111		π		18		Iu			000011	
6		5		5		5		5			6	
Format:	DIV.	5 fd, fs, D fd, fs,	ft								MIPS MIPS	532 532

Purpose:

To divide FP values

Description: fd \leftarrow fs / ft

The value in FPR *fs* is divided by the value in FPR *ft*. The result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operands and result are values in format *fmt*.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRED**-ICABLE.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) / ValueFPR(ft, fmt))

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Invalid Operation, Unimplemented Operation, Division-by-zero, Overflow, Underflow

Divide Unsigned Word

31	2	6 25 21	20 16	15 6	5 0
	SPECIAL	***	at	0	DIVU
	000000	15	It	00 0000 0000	011011
	6	5	5	10	6

Purpose:

To divide a 32-bit unsigned integers

Format: DIVU rs, rt

Description: (HI, LO) \leftarrow rs / rt

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as unsigned values. The 32-bit quotient is placed into special register *LO* and the 32-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

If the divisor in GPR *rt* is zero, the arithmetic result value is UNPREDICTABLE.

Operation:

```
\begin{array}{rcl} q & \leftarrow (0 \mid \mid GPR[rs]_{31..0}) \; div \; (0 \mid \mid GPR[rt]_{31..0}) \\ r & \leftarrow (0 \mid \mid GPR[rs]_{31..0}) \; mod \; (0 \mid \mid GPR[rt]_{31..0}) \\ L0 \; \leftarrow \; sign\_extend(q_{31..0}) \\ HI \; \leftarrow \; sign\_extend(r_{31..0}) \end{array}
```

Exceptions:

None

Programming Notes:

See "Programming Notes" for the DIV instruction.

Historical Perspective:

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is UNPREDICTABLE. Reads of the HI or LO special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

DIVU

MIPS32



Purpose:

To stop instruction execution until all execution hazards have been cleared.

Description:

EHB is the assembly idiom used to denote execution hazard barrier. The actual instruction is interpreted by the hardware as SLL r0, r0, 3.

This instruction alters the instruction issue behavior on a pipelined processor by stopping execution until all execution hazards have been cleared. Other than those that might be created as a consequence of setting $Status_{CU0}$, there are no execution hazards visible to an unprivileged program running in User Mode. All execution hazards created by previous instructions are cleared for instructions executed immediately following the EHB, even if the EHB is executed in the delay slot of a branch or jump. The EHB instruction does not clear instruction hazards - such hazards are cleared by the JALR.HB, JR.HB, and ERET instructions.

Restrictions:

None

Operation:

ClearExecutionHazards()

Exceptions:

None

Programming Notes:

In MIPS32 Release 2 implementations, this instruction resolves all execution hazards. On a superscalar processor, EHB has alters the instruction issue behavior in a manner identical to SSNOP. For backward compatibility with Release 1 implementations, the last of a sequence of SSNOPs can be replaced by an EHB. In Release 1 implementations, the EHB will be treated as an SSNOP, thereby preserving the semantics of the sequence. In Release 2 implementations, replacing the final SSNOP with an EHB should have no performance effect because a properly sized sequence of SSNOPs will have already cleared the hazard. As EHB becomes the standard in MIPS implementations, the previous SSNOPs can be removed, leaving only the EHB.



To return the previous value of the *Status* register and enable interrupts. If EI is specified without an argument, GPR r0 is implied, which discards the previous value of the Status register.

Description: rt \leftarrow Status; Status_{IE} \leftarrow 1

The current value of the *Status* register is loaded into general register rt. The Interrupt Enable (IE) bit in the *Status* register is then set.

Restrictions:

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

This operation specification is for the general interrupt enable/disable operation, with the *sc* field as a variable. The individual instructions DI and EI have a specific value for the *sc* field.

```
data \leftarrow Status
GPR[rt] \leftarrow data
Status<sub>IE</sub> \leftarrow 1
```

Enable Interrupts, cont.

Exceptions:

Coprocessor Unusable Reserved Instruction (Release 1 implementations)

Programming Notes:

The effects of this instruction are identical to those accomplished by the sequence of reading *Status* into a GPR, setting the IE bit, and writing the result back to *Status*. Unlike the multiple instruction sequence, however, the EI instruction can not be aborted in the middle by an interrupt or exception.

This instruction creates an execution hazard between the change to the Status register and the point where the change to the interrupt enable takes effect. This hazard is cleared by the EHB, JALR.HB, JR.HB, or ERET instructions. Software must not assume that a fixed latency will clear the execution hazard.

E	Exception Return ERET													
	31	2	26 25	24	6	5	0							
		COP0	C)	0	ERET								
		010000	1		000 0000 0000 0000 0000	011000								
		6	1	1	19	6								

Format: ERET

Purpose:

To return from interrupt, exception, or error trap.

Description:

ERET clears execution and instruction hazards, conditionally restores $SRSCtl_{CSS}$ from $SRSCtl_{PSS}$ in a Release 2 implementation, and returns to the interrupted instruction at the completion of interrupt, exception, or error processing. ERET does not execute the next instruction (i.e., it has no delay slot).

Restrictions:

The operation of the processor is **UNDEFINED** if an ERET is executed in the delay slot of a branch or jump instruction.

An ERET placed between an LL and SC instruction will always cause the SC to fail.

ERET implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the ERET returns.

In a Release 2 implementation, ERET does not restore $SRSCtl_{CSS}$ from $SRSCtl_{PSS}$ if $Status_{BEV} = 1$, or if $Status_{ERL} = 1$ because any exception that sets $Status_{ERL}$ to 1 (Reset, Soft Reset, NMI, or cache error) does not save $SRSCtl_{CSS}$ in $SRSCtl_{PSS}$. If software sets $Status_{ERL}$ to 1, it must be aware of the operation of an ERET that may be subsequently executed.

MIPS32

Exception Return

Operation:

```
if \text{Status}_{\text{ERL}} = 1 then
      \texttt{temp} \leftarrow \texttt{ErrorEPC}
      \text{Status}_{\text{ERL}} \leftarrow 0
else
      temp \leftarrow EPC
      \texttt{Status}_{\texttt{EXL}} \ \leftarrow \ \texttt{0}
      if (ArchitectureRevision \geq 2) and (SRSCtl_{\rm HSS} > 0) and (Status_{\rm BEV} = 0)then
            SRSCtl_{CSS} \leftarrow SRSCtl_{PSS}
      endif
endif
if IsMIPS16Implemented() then
      \texttt{PC} \leftarrow \texttt{temp}_{\texttt{31..1}} \parallel \texttt{0}
      ISAMode \leftarrow temp_0
else
      \texttt{PC} \leftarrow \texttt{temp}
endif
LLbit \leftarrow 0
ClearHazards()
```

Exceptions:

I

Coprocessor Unusable Exception

Ext	ract Bit Field															EXT
	31	26	25	21	20		16	15		11	10		6	5		0
	SPECIAL3								msbd			lsb			EXT	
	011111		rs			n			(size-1)			(pos)			000000	
	6		5			5			5			5			6	
	_															_

Format: ext rt, rs, pos, size

MIPS32 Release 2

Purpose:

To extract a bit field from GPR rs and store it right-justified into GPR rt.

Description: rt \leftarrow ExtractField(rs, msbd, lsb)

The bit field starting at bit *pos* and extending for *size* bits is extracted from GPR *rs* and stored zero-extended and right-justified in GPR *rt*. The assembly language arguments *pos* and *size* are converted by the assembler to the instruction fields *msbd* (the most significant bit of the destination field in GPR *rt*), in instruction bits 15..11, and *lsb* (least significant bit of the source field in GPR *rs*), in instruction bits 10..6, as follows:

 $\begin{array}{l} \texttt{msbd} \leftarrow \texttt{size-1} \\ \texttt{lsb} \leftarrow \texttt{pos} \end{array}$

The values of *pos* and *size* must satisfy all of the following relations:

0 ≤ pos < 32 0 < size ≤ 32 0 < pos+size ≤ 32

Figure 3-3 shows the symbolic operation of the instruction.





Restrictions:

In implementations prior to Release of the architecture, this instruction resulted in a Reserved Instruction Exception. The operation is **UNPREDICTABLE** if lsb+msbd > 31.

Extract Bit Field, cont.

Operation:

```
if (lsb + msbd) > 31) then
UNPREDICTABLE
endif
temp ← 0<sup>32-(msbd+1)</sup> || GPR[rs]<sub>msbd+lsb..lsb</sub>
GPR[rt] ← temp
```

Exceptions:

Reserved Instruction

31	26	25 2	1 20 16	15 11	10 6	5 0
COP1		freed	0	£_	L 3	FLOOR.L
010001		Imt	00000	18	Id	001011
6		5	5	5	5	6
Format:	FLOO FLOO	R.L.S fd, fs R.L.D fd, fs				MIPS64 MIPS32 Release 2 MIPS64 MIPS32 Release 2

Purpose:

To convert an FP value to 64-bit fixed point, rounding down

Description: fd \leftarrow convert_and_round(fs)

Floating Point Floor Convert to Long Fixed Point

The value in FPR *fs*, in format *fmt*, is converted to a value in 64-bit long fixed point format and rounded toward $-\infty$ (rounding mode 3). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{63} to 2^{63} -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation Enable bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for long fixed point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

FLOOR.L.fmt

Floating Point Floor Convert to Long Fixed Point (cont.)

FLOOR.L.fmt

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow
Floating Point Floor Convert to Word Fixed Point

FLOOR.W.fmt

31	26	25	2	1 20	16	15	11	10	6	5	0
COP1			first		0	fa		fa			FLOOR.W
010001			Imt		00000	15		lu			001111
6			5		5	5		5			6
Format:	FLOO FLOO	R.W.S R.W.D	fd, f fd, f	s s							MIPS32 MIPS32

Purpose:

To convert an FP value to 32-bit fixed point, rounding down

Description: fd \leftarrow convert_and_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format and rounded toward $-\infty$ (rounding mode 3). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{31} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fint* and *fd* for word fixed point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

Operation:

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow

Ins	ert Bit Field															INS	
	31	26	25	21	20		16	15		11	10		6	5		0	
	SPECIAL3		*0			rt			msb			lsb			INS		
	011111		15			π		(p	os+size-1)		(pos)			000100		
	6		5			5			5			5			6		
	_																

Format: ins rt, rs, pos, size

MIPS32 Release 2

Purpose:

To merge a right-justified bit field from GPR rs into a specified field in GPR rt.

Description: rt ← InsertField(rt, rs, msb, lsb)

The right-most *size* bits from GPR *rs* are merged into the value from GPR *rt* starting at bit position *pos*. The result isplaced back in GPR *rt*. The assembly language arguments *pos* and *size* are converted by the assembler to the instruction fields *msb* (the most significant bit of the field), in instruction bits 15..11, and *lsb* (least significant bit of the field), in instruction bits 10..6, as follows:

 $msb \leftarrow pos+size-1$ $lsb \leftarrow pos$

The values of *pos* and *size* must satisfy all of the following relations:

0 ≤ pos < 32 0 < size ≤ 32 0 < pos+size ≤ 32

Figure 3-4 shows the symbolic operation of the instruction.



Figure 3-4 Operation of the INS Instruction

Insert Bit Field, cont.

Restrictions:

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

```
The operation is UNPREDICTABLE if lsb > msb.
```

Operation:

```
if lsb > msb) then
    UNPREDICTABLE
endif
GPR[rt] ← GPR[rt]<sub>31..msb+1</sub> || GPR[rs]<sub>msb-lsb..0</sub> || GPR[rt]<sub>lsb-1..0</sub>
```

Exceptions:

Reserved Instruction



To branch within the current 256 MB-aligned region

Description:

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the *instr_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
I:
I+1:PC \leftarrow PC_{GPRLEN-1...28} || instr_index || 0<sup>2</sup>
```

Exceptions:

None

Programming Notes:

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the following boundary case: When the jump instruction is in the last word of a 256 MB region, it can branch only to the following 256 MB region containing the branch delay slot.

Jump and Link



Format: JAL target

Purpose:

To execute a procedure call within the current 256 MB-aligned region

Description:

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the *instr_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

Restrictions:

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

I: $GPR[31] \leftarrow PC + 8$ $\leftarrow PC_{GPRLEN-1..28} \mid \mid instr_index \mid \mid 0^2$ I+1:PC

Exceptions:

None

Programming Notes:

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the following boundary case: When the branch instruction is in the last word of a 256 MB region, it can branch only to the following 256 MB region containing the branch delay slot.

JAL

Jump and Link Register

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL	**0	0	rd	hint	JALR
	000000	15	00000	Iu	IIIIt	001001
	6	5	5	5	5	6
	Format: JALR JALR	rs (rd = 31 i rd, rs	mplied)			MIPS32 MIPS32

Purpose:

To execute a procedure call to an instruction address in a register

Description: rd \leftarrow return_addr, PC \leftarrow rs

Place the return address link in GPR *rd*. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

For processors that do not implement the MIPS16e ASE:

• Jump to the effective target address in GPR *rs*. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

For processors that do implement the MIPS16e ASE:

• Jump to the effective target address in GPR *rs*. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself. Set the *ISA Mode* bit to the value in GPR *rs* bit 0. Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one

In release 1 of the architecture, the only defined hint field value is 0, which sets default handling of JALR. In Release 2 of the architecture, bit 10 of the hint field is used to encode a hazard barrier. See the JALR.HB instruction description for additional information.

Restrictions:

Register specifiers *rs* and *rd* must not be equal, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

The effective target address in GPR *rs* must be naturally-aligned. For processors that do not implement the MIPS16e ASE, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction. For processors that do implement the MIPS16e ASE, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Jump and Link Register, cont.

Operation:

```
I: temp \leftarrow GPR[rs]
GPR[rd] \leftarrow PC + 8
I+1:if Config1<sub>CA</sub> = 0 then
PC \leftarrow temp
else
PC \leftarrow temp<sub>GPRLEN-1..1</sub> || 0
ISAMode \leftarrow temp<sub>0</sub>
endif
```

Exceptions:

None

Programming Notes:

This is the only branch-and-link instruction that can select a register for the return link; all other link instructions use GPR 31. The default register for GPR *rd*, if omitted in the assembly language instruction, is GPR 31.

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

JALR

Jump and Link Register with Hazard Barrier

JALR.HB



Purpose:

To execute a procedure call to an instruction address in a register and clear all execution and instruction hazards

Description: $rd \leftarrow return_addr$, PC \leftarrow rs, clear execution and instruction hazards

Place the return address link in GPR *rd*. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

For processors that do not implement the MIPS16 ASE:

• Jump to the effective target address in GPR *rs*. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

For processors that do implement the MIPS16 ASE:

• Jump to the effective target address in GPR *rs*. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself. Set the *ISA Mode* bit to the value in GPR *rs* bit 0. Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one

JALR.HB implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the JALR.HB instruction jumps. An equivalent barrier is also implemented by the ERET instruction, but that instruction is only available if access to Coprocessor 0 is enabled, whereas JALR.HB is legal in all operating modes.

This instruction clears both execution and instruction hazards. Refer to the EHB instruction description for the method of clearing execution hazards alone.

JALR.HB uses bit 10 of the instruction (the upper bit of the hint field) to denote the hazard barrier operation.

Restrictions:

Register specifiers *rs* and *rd* must not be equal, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

The effective target address in GPR *rs* must be naturally-aligned. For processors that do not implement the MIPS16 ASE, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction. For processors that do implement the MIPS16 ASE, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

Jump and Link Register with Hazard Barrier, cont.

Restrictions, cont.:

After modifying an instruction stream mapping or writing to the instruction stream, execution of those instructions has **UNPREDICTABLE** behavior until the instruction hazard has been cleared with JALR.HB, JR.HB, ERET, or DERET. Further, the operation is **UNPREDICTABLE** if the mapping of the current instruction stream is modified.

JALR.HB does not clear hazards created by any instruction that is executed in the delay slot of the JALR.HB. Only hazards created by instructions executed before the JALR.HB are cleared by the JALR.HB.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```
I: temp \leftarrow GPR[rs]
GPR[rd] \leftarrow PC + 8
I+1:if Configl<sub>CA</sub> = 0 then
PC \leftarrow temp
else
PC \leftarrow temp<sub>GPRLEN-1..1</sub> || 0
ISAMode \leftarrow temp<sub>0</sub>
endif
ClearHazards()
```

Exceptions:

None

Programming Notes:

JALR and JALR.HB are the only branch-and-link instructions that can select a register for the return link; all other link instructions use GPR 31. The default register for GPR *rd*, if omitted in the assembly language instruction, is GPR 31.

This instruction implements the final step in clearing execution and instruction hazards before execution continues. A hazard is created when a Coprocessor 0 or TLB write affects execution or the mapping of the instruction stream, or after a write to the instruction stream. When such a situation exists, software must explicitly indicate to hardware that the hazard should be cleared. Execution hazards alone can be cleared with the EHB instruction. Instruction hazards can only be cleared with a JR.HB, JALR.HB, or ERET instruction. These instructions cause hardware to clear the hazard before the instruction at the target of the jump is fetched. Note that because these instructions are encoded as jumps, the process of clearing an instruction hazard can often be included as part of a call (JALR) or return (JR) sequence, by simply replacing the original instructions with the HB equivalent.

Jump and Link Register with Hazard Barrier, cont.

JALR.HB

Example: Clearing hazards due to an ASID change

```
/*
 * Code used to modify ASID and call a routine with the new
 * mapping established.
 *
 * a0 = New ASID to establish
 * a1 = Address of the routine to call
 */
 mfc0 v0, C0_EntryHi /* Read current ASID */
 li v1, ~M_EntryHiASID /* Get negative mask for field */
 and v0, v0, v1 /* Clear out current ASID value */
 or v0, v0, a0 /* OR in new ASID value */
 mtc0 v0, C0_EntryHi /* Rewrite EntryHi with new ASID */
 jalr.hb a1 /* Call routine, clearing the hazard */
 nop
```

Jump	Register
------	----------

31	26 25	21	20 11	10 6	5 0
SPECIAL			0	1	JR
000000		rs	00 0000 0000	nint	001000
6		5	10	5	6

Format: JR rs

Purpose:

To execute a branch to an instruction address in a register

Description: PC \leftarrow rs

Jump to the effective target address in GPR *rs*. Execute the instruction following the jump, in the branch delay slot, before jumping.

For processors that implement the MIPS16e ASE, set the *ISA Mode* bit to the value in GPR *rs* bit 0. Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one

Restrictions:

The effective target address in GPR *rs* must be naturally-aligned. For processors that do not implement the MIPS16e ASE, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction. For processors that do implement the MIPS16e ASE, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

In release 1 of the architecture, the only defined hint field value is 0, which sets default handling of JR. In Release 2 of the architecture, bit 10 of the hint field is used to encode an instruction hazard barrier. See the JR.HB instruction description for additional information.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

JR

MIPS32

Jump Register, cont.

Programming Notes:

Software should use the value 31 for the *rs* field of the instruction word on return from a JAL, JALR, or BGEZAL, and should use a value other than 31 for remaining uses of JR.



To execute a branch to an instruction address in a register and clear all execution and instruction hazards.

Description: PC \leftarrow rs, clear execution and instruction hazards

Jump to the effective target address in GPR *rs*. Execute the instruction following the jump, in the branch delay slot, before jumping.

JR.HB implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the JR.HB instruction jumps. An equivalent barrier is also implemented by the ERET instruction, but that instruction is only available if access to Coprocessor 0 is enabled, whereas JR.HB is legal in all operating modes.

This instruction clears both execution and instruction hazards. Refer to the EHB instruction description for the method of clearing execution hazards alone.

JR.HB uses bit 10 of the instruction (the upper bit of the hint field) to denote the hazard barrier operation.

For processors that implement the MIPS16 ASE, set the *ISA Mode* bit to the value in GPR *rs* bit 0. Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

Restrictions:

The effective target address in GPR *rs* must be naturally-aligned. For processors that do not implement the MIPS16 ASE, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction. For processors that do implement the MIPS16 ASE, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

After modifying an instruction stream mapping or writing to the instruction stream, execution of those instructions has **UNPREDICTABLE** behavior until the hazard has been cleared with JALR.HB, JR.HB, ERET, or DERET. Further, the operation is **UNPREDICTABLE** if the mapping of the current instruction stream is modified.

JR.HB does not clear hazards created by any instruction that is executed in the delay slot of the JALR.HB. Only hazards created by instructions executed before the JR.HB are cleared by the JALR.HB.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Jump Register with Hazard Barrier, cont.

Operation:

```
I: temp \leftarrow GPR[rs]
I+1:if Config1<sub>CA</sub> = 0 then
        PC \leftarrow temp
else
        PC \leftarrow temp<sub>GPRLEN-1..1</sub> || 0
        ISAMode \leftarrow temp<sub>0</sub>
endif
ClearHazards()
```

Exceptions:

None

Programming Notes:

This instruction implements the final step in clearing execution and instruction hazards before execution continues. A hazard is created when a Coprocessor 0 or TLB write affects execution or the mapping of the instruction stream, or after a write to the instruction stream. When such a situation exists, software must explicitly indicate to hardware that the hazard should be cleared. Execution hazards alone can be cleared with the EHB instruction. Instruction hazards can only be cleared with a JR.HB, JALR.HB, or ERET instruction. These instructions cause hardware to clear the hazard before the instruction at the target of the jump is fetched. Note that because these instructions are encoded as jumps, the process of clearing an instruction hazard can often be included as part of a call (JALR) or return (JR) sequence, by simply replacing the original instructions with the HB equivalent.

Example: Clearing hazards due to an ASID change

```
/*
* Routine called to modify ASID and return with the new
* mapping established.
* a0 = New ASID to establish
* /
  mfc0
         v0, C0_EntryHi
                           /* Read current ASID */
         v1, ~M_EntryHiASID /* Get negative mask for field */
  1 i
         v0, v0, v1 /* Clear out current ASID value */
   and
         v0, v0, a0
                           /* OR in new ASID value */
   or
  mtc0
         v0, C0_EntryHi
                           /* Rewrite EntryHi with new ASID */
   jr.hb ra
                            /* Return, clearing the hazard */
  nop
```

Example: Making a write to the instruction stream visible

JR.HB

Jump Register with Hazard Barrier, cont.

Example: Clearing instruction hazards in-line

```
la AT, 10f
jr.hb AT /* Jump to next instruction, clearing */
nop /* hazards */
10:
```

JR.HB



Format: LB rt, offset(base)

MIPS32

Purpose:

To load a byte from memory as a signed value

Description: rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation:

Exceptions:

TLB Refill, TLB Invalid, Address Error, Watch

Load Byte Unsigned

LBU hase rt offset	
100100 In	
6 5 5 16	

Format: LBU rt, offset(base)

MIPS32

LBU

Purpose:

To load a byte from memory as an unsigned value

Description: rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation:

Exceptions:

TLB Refill, TLB Invalid, Address Error, Watch

Load Doubleword to Floating Point

31	26	5 25 21	20 16	15 0
	LDC1	basa	ft	offset
	110101	Dase	11	onset
	6	5	5	16

LDC1

MIPS32

Format: LDC1 ft, offset(base)

Purpose:

To load a doubleword from memory to an FPR

Description: ft ← memory[base+offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR *ft*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned).

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0<sup>2</sup>)
memlsw ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
paddr ← paddr xor 2#100
memmsw ← LoadMemory(CCA, WORD, pAddr, vAddr+4, DATA)
StoreFPR(ft, UNINTERPRETED_WORD, memlsw)
StoreFPR(ft+1, UNINTERPRETED_WORD, memmsw)
```

Exceptions:

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, Address Error, Watch

MIPS32™ Architecture For Programmers Volume II, Revision 2.00

Load Doubleword to Coprocessor 2

31	26	25 21	20 16	15 0
	LDC2	hasa	** t	offset
	110110	Dase	11	Oliset
	6	5	5	16

Format: LDC2 rt, offset(base)

Purpose:

To load a doubleword from memory to a Coprocessor 2 register

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in Coprocessor 2 register *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned).

Operation:

```
vAddr \leftarrow sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> \neq 0^3 then SignalException(AddressError) endif
(pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD)
paddr \leftarrow paddr xor ((BigEndianCPU xor ReverseEndian) \parallel 0^2)
memlsw \leftarrow LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
paddr \leftarrow paddr xor 2#100
memmsw \leftarrow LoadMemory(CCA, WORD, pAddr, vAddr+4, DATA)
memlsw
memmsw
```

Exceptions:

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, Address Error, Watch

LDC2

MIPS32

Lo	ad Doublewor	d Inc	lexed to F	loating	Point								LDXC	1
	31	26	25	21	20	16	15	11	10		6	5	0	
	COP1X		h		:		0			£.1		LDXC	1	
	010011		Das	base		muex		00000		Id		000001		
	6		5		5		5			5		6		
	Format:	LDXC	21 fd, ir	dex(ba	ase)							N MIPS32 Re	AIPS64 clease 2	

To load a doubleword from memory to an FPR (GPR+GPR addressing)

Description: fd \leftarrow memory[base+index]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR *fd*. The contents of GPR *index* and GPR *base* are added to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned).

Operation:

```
vAddr ← GPR[base] + GPR[index]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0<sup>2</sup>)
memlsw ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
paddr ← paddr xor 2#100
memmsw ← LoadMemory(CCA, WORD, pAddr, vAddr+4, DATA)
StoreFPR(ft, UNINTERPRETED_WORD, memlsw)
StoreFPR(ft+1, UNINTERPRETED_WORD, memmsw)
```

Exceptions:

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable, Watch



Format: LH rt, offset(base)

MIPS32

Purpose:

To load a halfword from memory as a signed value

Description: rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>0</sub> ≠ 0 then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1..2</sub> || (pAddr<sub>1..0</sub> xor (ReverseEndian || 0))
memword ← LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>1..0</sub> xor (BigEndianCPU || 0)
GPR[rt] ← sign_extend(memword<sub>15+8*byte..8*byte</sub>)
```

Exceptions:

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch



31	26	25 21	20 16	15 0
	LHU	1		<u> </u>
	100101	base	п	onset
	6	5	5	16

Format: LHU rt, offset(base)

MIPS32

LHU

Purpose:

To load a halfword from memory as an unsigned value

Description: rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>0</sub> ≠ 0 then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1..2</sub> || (pAddr<sub>1..0</sub> xor (ReverseEndian || 0))
memword ← LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>1..0</sub> xor (BigEndianCPU || 0)
GPR[rt] ← zero_extend(memword<sub>15+8*byte..8*byte</sub>)
```

Exceptions:

TLB Refill, TLB Invalid, Address Error, Watch

Load Linked Word

31	26	25 21	20 16	15 0
	LL	base	**t	offert
	110000	base	11	onset
	6	5	5	16

Format: LL rt, offset(base)

MIPS32

LL

Purpose:

To load a word from memory for an atomic read-modify-write

The LL and SC instructions provide the primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and written into GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

This begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor. When an LL is executed it starts an active RMW sequence replacing any other sequence that was active. The RMW sequence is completed by a subsequent SC instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Executing LL on one processor does not cause an action that, by itself, causes an SC for the same block to fail on another processor.

An execution of LL does not have to be followed by execution of SC; a program is free to abandon the RMW sequence without attempting a write.

Restrictions:

The addressed location must be synchronizable by all processors and I/O devices sharing the location; if it is not, the result in **UNPREDICTABLE**. Which storage is synchronizable is a function of both CPU and system implementations. See the documentation of the SC instruction for the formal definition.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the effective address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
GPR[rt] ← memword
LLbit ← 1
```

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

Load Linked Word (cont.)

Exceptions:

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Watch

Programming Notes:

There is no Load Linked Word Unsigned operation corresponding to Load Word Unsigned.

Load Upper Immediate

31	26	25 21	20 16	15 0
	LUI	0		
	001111	00000	п	immediate
	6	5	5	16

Format: LUI rt, immediate

MIPS32

LUI

Purpose:

To load a constant into the upper half of a word

Description: rt \leftarrow immediate || 0¹⁶

The 16-bit *immediate* is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is placed into GPR *rt*.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow immediate || 0^{16}$

Exceptions:

None

Loa	d Doubleword In	dexed Unaligned	to Floating Poir	nt		LUXC1
	31 26	25 21	20 16	15 11	10 6	5 0
	COP1X	1	• 1	0	61	LUXC1
	010011	base	index	00000	Id	000101
	6	5	5	5	5	6
	Format: LUXC	Cl fd, index(ba	se)			MIPS64 MIPS32 Release 2

To load a doubleword from memory to an FPR (GPR+GPR addressing), ignoring alignment

Description: fd ← memory[(base+index)_{PSIZE-1..3}]

The contents of the 64-bit doubleword at the memory location specified by the effective address are fetched and placed into the low word of coprocessor 1 general register fd. The contents of GPR *index* and GPR *base* are added to form the effective address. The effective address is doubleword-aligned; EffectiveAddress_{2.0} are ignored.

Restrictions:

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

Exceptions:

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, Watch



To load a word from memory as a signed value

Description: rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA)← AddressTranslation (vAddr, DATA, LOAD)
memword← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
GPR[rt]← memword
```

Exceptions:

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

Load Word to Floating Point

31	2	6 25 21	20 16	15 0
	LWC1	haas	at	offect
	110001	base	n	onset
	6	5	5	16

LWC1

MIPS32

Format: LWC1 ft, offset(base)

Purpose:

To load a word from memory to an FPR

Description: ft ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of coprocessor 1 general register ft. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
StoreFPR(ft, UNINTERPRETED_WORD,
    memword)
```

Exceptions:

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable, Watch

LW				essor 2	Coproce	ad Word to C
0		16 15	20	25 21	26	31
	offset		rt	base	2	LWC2
	onset		п	base	0	110010
	16		5	5	·	6
	10		3	J	T.WC2	o Format:

To load a word from memory to a COP2 register

Description: rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of COP2 (Coprocessor 2) general register *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>12..0</sub> ≠ 0<sup>2</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory(CCA, DOUBLEWORD, pAddr, vAddr, DATA)
CPR[2,rt,0] ← memword
```

Exceptions:

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable, Watch



To load the most-significant part of a word as a signed value from an unaligned memory address

Description: rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary.

The most-significant 1 to 4 bytes of W is in the aligned word containing the *EffAddr*. This part of W is loaded into the most-significant (left) part of the word in GPR rt. The remaining least-significant part of the word in GPR rt is unchanged.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, 2 bytes, is in the aligned word containing the most-significant byte at 2. First, LWL loads these 2 bytes into the left part of the destination register word and leaves the right part of the destination word unchanged. Next, the complementary LWR loads the remainder of the unaligned word

Figure 3-5 Unaligned Word Load Using LWL and LWR



Load Word Left (con't)

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, that is, the low 2 bits of the address (vAddr_{1..0}), and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes loaded for every combination of offset and byte ordering.



Figure 3-6 Bytes Loaded by LWL Instruction

Load Word Left (con't)

Restrictions:

None

Operation:

Exceptions:

None

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

Programming Notes:

The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.

Historical Information

In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction. All such restrictions were removed from the architecture in MIPS II.



To load the least-significant part of a word from an unaligned memory address as a signed value

Description: rt \leftarrow rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary.

A part of *W*, the least-significant 1 to 4 bytes, is in the aligned word containing *EffAddr*. This part of *W* is loaded into the least-significant (right) part of the word in GPR *rt*. The remaining most-significant part of the word in GPR *rt* is unchanged.

Executing both LWR and LWL, in either order, delivers a sign-extended word value in the destination register.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, 2 bytes, is in the aligned word containing the least-significant byte at 5. First, LWR loads these 2 bytes into the right part of the destination register. Next, the complementary LWL loads the remainder of the unaligned word.



Figure 3-7 Unaligned Word Load Using LWL and LWR

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, that is, the low 2 bits of the address (vAddr_{1..0}), and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes loaded for every combination of offset and byte ordering.

LWR

Load Word Right (cont.)

LWR

Figure 3-8 Bytes Loaded by LWL Instruction



Load Word Right (cont.)

Restrictions:

None

Operation:

Exceptions:

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

Programming Notes:

The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.

Historical Information

In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction. All such restrictions were removed from the architecture in MIPS II.
Loa	d Word Indexed	to Floating Point				LWXC1
	31 2	6 25 21	20 16	15 11	10 6	5 0
Γ	COP1X	1		0	61	LWXC1
	010011	base	index	00000	fd	000000
	6	5	5	5	5	6
	Format: LWX	Cl fd, index(ba	se)			MIPS64 MIPS32 Release 2

Purpose:

To load a word from memory to an FPR (GPR+GPR addressing)

Description: fd ← memory[base+index]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of coprocessor 1 general register *fd*. The contents of GPR *index* and GPR *base* are added to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

Operation:

Exceptions:

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable, Watch

Multiply and Add Word to Hi,Lo

31	26 25	21 20	16 15	11	10 6	5 0
SPECIAL2				0	0	MADD
011100	18		L	0000	00000	000000
6	5	4	5	5	5	6
Format: M	ADD rs, rt					MIPS32

MADD

Purpose:

To multiply two words and add the result to Hi, Lo

Description: (HI,LO) \leftarrow (HI,LO) + (rs \times rt)

The 32-bit word value in GPR *rs* is multiplied by the 32-bit word value in GPR *rt*, treating both operands as signed values, to produce a 64-bit result. The product is added to the 64-bit concatenated values of *HI* and *LO*. The most significant 32 bits of the result are written into *HI* and the least significant 32 bits are written into *LO*. No arithmetic exception occurs under any circumstances.

Restrictions:

None

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

```
\begin{array}{l} \text{temp} \leftarrow (\text{HI} \mid \mid \text{LO}) + (\text{GPR[rs]} \times \text{GPR[rt]}) \\ \text{HI} \leftarrow \text{temp}_{63..32} \\ \text{LO} \leftarrow \text{temp}_{31..0} \end{array}
```

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

Floating Point Multiply Add

MADD.fmt

31		26	25	21	20	16	15	11	10	6	5	3	2	0
	COP1X			fr		ft	fa		fd		MAD	D	f,	nt
	010011			11		п	18		Iu		100		11	m
	6			5		5	5		5		3			3
	Format:	MADD MADD	.S fd, .D fd,	fr, fs, fr, fs,	ft ft						MIP: MIP:	532 532	MI Rele MI Rele	PS64 ase 2 PS64 ase 2 PS64
		MADD	.P5 IU	, II, IS	, IL						MIP	\$32	Rele	ase 2

Purpose:

To perform a combined multiply-then-add of FP values

Description: $fd \leftarrow (fs \times ft) + fr$

The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product. The value in FPR fr is added to the product. The result sum is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR fd. The operands and result are values in format fmt.

MADD.PS multiplies then adds the upper and lower halves of FPR *fr*, FPR *fs*, and FPR *ft* independently, and ORs together any generated exceptional conditions.

Cause bits are ORed into the *Flag* bits if no exception is taken.

Restrictions:

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of MADD.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

```
\begin{split} & \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ & \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ & \text{vft} \leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ & \text{StoreFPR}(\text{fd, fmt, (vfs} \times_{\text{fmt}} \text{vft}) +_{\text{fmt}} \text{vfr}) \end{split}
```

Floating Point Multiply Add (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

Multiply and Add Unsigned Word to Hi,Lo

31	26 25	21	20	16 15	11 10 6	5 0
SPECIAL2		*0	***	0	0	MADDU
011100		IS	п	00000	00000	000001
6		5	5	5	5	6
Format: M	ADDU rs, r	`t				MIPS32

Purpose:

To multiply two unsigned words and add the result to Hi, Lo.

Description: (HI,LO) ← (HI,LO) + (rs × rt)

The 32-bit word value in GPR *rs* is multiplied by the 32-bit word value in GPR *rt*, treating both operands as unsigned values, to produce a 64-bit result. The product is added to the 64-bit concatenated values of *HI* and *LO*. The most significant 32 bits of the result are written into *HI* and the least significant 32 bits are written into *LO*. No arithmetic exception occurs under any circumstances.

Restrictions:

None

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

```
\begin{array}{l} \text{temp} \leftarrow (\text{HI} \mid \mid \text{LO}) + (\text{GPR[rs]} \times \text{GPR[rt]}) \\ \text{HI} \leftarrow \text{temp}_{63..32} \\ \text{LO} \leftarrow \text{temp}_{31..0} \end{array}
```

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MADDU

Move from Coprocessor 0

31	26	25	21 2	20 16	15	11	10	3	2	0
COP0		MF			1		(1
010000		00000		rt	ra		0000	0000		sei
6		5		5	5		8			3
Format:	MFC0 MFC0	rt, rd rt, rd, se	1						N N	4IPS32 4IPS32

Purpose:

To move the contents of a coprocessor 0 register to a general register.

The contents of the coprocessor 0 register specified by the combination of rd and sel are loaded into general register rt. Note that not all coprocessor 0 registers support the sel field. In those instances, the sel field must be zero.

Restrictions:

The results are **UNDEFINED** if coprocessor 0 does not contain a register as specified by *rd* and *sel*.

Operation:

data ← CPR[0,rd,sel]
GPR[rt] ← data

Exceptions:

Coprocessor Unusable

Reserved Instruction

MFC0

Move Word From Floating Point

31	26	25 21	20 16	15 11	10 0
	COP1	MF	** f	fe	0
	010001	00000	It	15	000 0000 0000
	6	5	5	5	11

Format: MFC1 rt, fs

Purpose:

To copy a word from an FPU (CP1) general register to a GPR

Description: rt ← fs

The contents of FPR fs are loaded into general register rt.

Restrictions:

Operation:

data ← ValueFPR(fs, UNINTERPRETED_WORD)
GPR[rt] ← data

Exceptions:

Coprocessor Unusable, Reserved Instruction

Historical Information:

For MIPS I, MIPS II, and MIPS III the contents of GPR *rt* are **UNPREDICTABLE** for the instruction immediately following MFC1.

MFC1

MIPS32

Mo	ve Word Fro	m Cop	processor 2						MFC2
	31	26	25	21 20	16	15	11 10	8 7	0
	COP2 010010	I	MF 00000		rt			Impl	
	6		5	I	5				
	Format:	MFC2 MFC2	rt, rd , rt, rd, s	el					MIPS32 MIPS32

The syntax shown above is an example using MFC1 as a model. The specific syntax is implementation dependent.

Purpose:

To copy a word from a COP2 general register to a GPR

The contents of the coprocessor 2 register denoted by the *Impl* field are and placed into general register rt. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

Restrictions:

The results are UNPREDICTABLE if *Impl* specifies a coprocessor 2 register that does not exist.

Operation:

```
data \leftarrow CP2CPR[Impl]
GPR[rt] \leftarrow data
```

Exceptions:

Coprocessor Unusable

Мо	ve Word From Hig	gh Half of Floatin	ıg Point Register	r	MFHC
	31 26	25 21	20 16	15 11	10 0
	COP1	MFH		C	0
	010001	00011	rt	IS	000 0000 0000
L	6	5	5	5	11
	Format: MFHC	Cl rt, fs			MIPS32 Release 2

Purpose:

To copy a word from the high half of an FPU (CP1) general register to a GPR

Description: rt ← fs_{63..32}

The contents of the high word of FPR *fs* are loaded into general register *rt*. This instruction is primarily intended to support 64-bit floating point units on a 32-bit CPU, but the semantics of the instruction are defined for all cases.

Restrictions:

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

The results are **UNPREDICTABLE** if Status_{FR} = 0 and *fs* is odd.

Operation:

```
data \leftarrow ValueFPR(fs, UNINTERPRETED_DOUBLEWORD)<sub>63..32</sub>
GPR[rt] \leftarrow data
```

Exceptions:

Coprocessor Unusable

Reserved Instruction

Mo	ove Word From High Half of Coprocessor 2 Register M													C2
	31	26	25	21	20	16	15	11 10		3		2	0	
	COP2		MFH		art				Imal					
	010010		00011		It				mpi					
	6		5		5				16					
	Format:	MFHC MFHC	2 rt, rd 2, rt, rd,	sel						MIPS3 MIPS3	2 I 2 I	Rele Rele	MFHC2 0 lease 2 lease 2	

The syntax shown above is an example using MFHC1 as a model. The specific syntax is implementation dependent.

Purpose:

To copy a word from the high half of a COP2 general register to a GPR

Description: rt \leftarrow CP2CPR[Impl]_{63..32}

The contents of the high word of the coprocessor 2 register denoted by the *Impl* field are placed into GPR rt. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

Restrictions:

The results are **UNPREDICTABLE** if *Impl* specifies a coprocessor 2 register that does not exist, or if that register is not 64 bits wide.

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

data $\leftarrow CP2CPR[Impl]_{63..32}$ GPR[rt] \leftarrow data

Exceptions:

Coprocessor Unusable

Reserved Instruction

Move From HI Register

MFHI

MIPS32

31	26 25	16	15 11	10 6	5 0
SPECIAL		0	L	0	MFHI
000000		00 0000 0000	rd	00000	010000
6		10	5	5	6

Format: MFHI rd

Purpose:

To copy the special purpose HI register to a GPR

Description: rd ← HI

The contents of special register HI are loaded into GPR rd.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow HI$

Exceptions:

None

Historical Information:

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not moodify the HI register. If this restriction is violated, the result of the MFHI is **UNPREDICTABLE**. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

Move From LO Register

31 26	25 16	15 11	10 6	5 0
SPECIAL	0	rd	0	MFLO
000000	00 0000 0000	Iu	00000	010010
6	10	5	5	6

Format: MFLO rd

Purpose:

To copy the special purpose LO register to a GPR

Description: $rd \leftarrow LO$

The contents of special register LO are loaded into GPR rd.

Restrictions: None

Operation:

 $GPR[rd] \leftarrow LO$

Exceptions:

None

Historical Information:

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not moodify the HI register. If this restriction is violated, the result of the MFHI is **UNPREDICTABLE**. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

MIPS32

Floating Point Move

MOV.fmt

31	26	25	21	20	16	15	11	10	6	5	0
COP1		£		0		£-		6.1		MOV	
010001	010001 fmt		nt	00000)	15		Id		000110	
6		:	5	5		5		5		6	
Format:	MOV. MOV. MOV.	S fd, f D fd, f PS fd,	s s fs							MIF MIF MIF MIPS32 Relea	2S32 2S32 2S64 se 2

Purpose:

I

To move an FP value between FPRs

Description: $fd \leftarrow fs$

The value in FPR *fs* is placed into FPR *fd*. The source and destination are values in format *fmt*. In paired-single format, both the halves of the pair are copied to *fd*.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOV.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, fmt, ValueFPR(fs, fmt))

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation

Move Conditional on Floating Point False

31	26 25	21 20 18	8 17	16	15 1	l 10 6	5 0
SPECIAL	r 0		0	tf	rd	0	MOVCI
000000	15		0	0	Iu	00000	000001
6	5	3	1	1	5	5	6

Format: MOVF rd, rs, cc

Purpose:

To test an FP condition code then conditionally move a GPR

Description: if cc = 0 then $rd \leftarrow rs$

If the floating point condition code specified by CC is zero, then the contents of GPR rs are placed into GPR rd.

Restrictions:

Operation:

if FPConditionCode(cc) = 0 then
 GPR[rd] ← GPR[rs]
endif

Exceptions:

Reserved Instruction, Coprocessor Unusable

MOVF

MIPS32

Floating Point Move Conditional on Floating Point False

31	26	25	21	20	18	17	16	15	11	10	6	5	0
COP1		£			0	tf	£_		fJ		MOVCF		
010001		IIIIt			;	0 0		Id		010001			
6		5		3		1	1	5		5		6	
Format:	Format: MOVF.S fd, fs, cc MOVF.D fd, fs, cc MOVF.PS fd, fs, cc											MIP: MIP: MIP: MIPS32 Release	532 532 564 se 2

Purpose:

To test an FP condition code then conditionally move an FP value

Description: if cc = 0 then $fd \leftarrow fs$

If the floating point condition code specified by *CC* is zero, then the value in FPR *fs* is placed into FPR *fd*. The source and destination are values in format *fmt*.

If the condition code is not zero, then FPR *fs* is not copied and FPR *fd* retains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes **UNPREDICTABLE**.

MOVF.PS conditionally merges the lower half of FPR fs into the lower half of FPR fd if condition code CC is zero, and independently merges the upper half of FPR fs into the upper half of FPR fd if condition code CC+1 is zero. The CC field must be even; if it is odd, the result of this operation is **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**. The operand must be a value in format *fmt*; if it is not, the result is **UNPREDITABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVF.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Floating Point Move Conditional on Floating Point False (cont.)

MOVF.fmt

Operation:

```
if FPConditionCode(cc) = 0 then
   StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
   StoreFPR(fd, fmt, ValueFPR(fd, fmt))
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation

Move Conditional on Not Zero

31	26 25	5 21	20 16	15 11	10 6	5 0
SPECIAL		r 0	+t	rd	0	MOVN
000000		15	It	Iŭ	00000	001011
6		5	5	5	5	6

Format: MOVN rd, rs, rt

Purpose:

To conditionally move a GPR after testing a GPR value

Description: if rt $\neq 0$ then rd \leftarrow rs

If the value in GPR rt is not equal to zero, then the contents of GPR rs are placed into GPR rd.

Restrictions:

None

Operation:

```
if GPR[rt] ≠ 0 then
    GPR[rd] ← GPR[rs]
endif
```

Exceptions:

None

Programming Notes:

The non-zero value tested here is the *condition true* result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.

MOVN

MIPS32

Floating Point Move	Conditional	on Not Zero
---------------------	-------------	-------------

MOVN.fmt

31	26	25	21 2	20 16	15 11	10 6	5 0
COP1		fmt			fa	fd	MOVN
010001		fmt		11	15	Id	010011
6		5		5	5	5	6
Format:	MOVN MOVN MOVN	.S fd, fs, .D fd, fs, .PS fd, fs,	rt rt rt				MIPS32 MIPS32 MIPS64 MIPS32 Release 2

Purpose:

To test a GPR then conditionally move an FP value

Description: if $rt \neq 0$ then fd \leftarrow fs

If the value in GPR *rt* is not equal to zero, then the value in FPR *fs* is placed in FPR *fd*. The source and destination are values in format *fint*.

If GPR *rt* contains zero, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVN.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Floating Point Move Conditional on Not Zero

MOVN.fmt

Operation:

```
if GPR[rt] ≠ 0 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation

Move Conditional on Floating Point True

31	26	25 21	20 18	17	16	15	11 10 6	5 0
	SPECIAL			0	tf	rd	0	MOVCI
	000000	15	CC	0	1	Iu	00000	000001
	6	5	3	1	1	5	5	6
	Format: MOV	T rd, rs, cc						MIPS32

MOVT

Purpose:

To test an FP condition code then conditionally move a GPR

Description: if cc = 1 then rd \leftarrow rs

If the floating point condition code specified by CC is one, then the contents of GPR rs are placed into GPR rd.

Restrictions:

Operation:

if FPConditionCode(cc) = 1 then
 GPR[rd] ← GPR[rs]
endif

Exceptions:

Reserved Instruction, Coprocessor Unusable

Floating Point Move Conditional on Floating Point True

MOVT.fmt

31	26	25	21	20	18	17	16	15	11	10	6	5	0
COP1		£	fmt				tf	£-		£.1		MO	VCF
010001		fmt		cc		0	1	18		Iu		010	0001
6		5		3	3	1	1	5		5			6
Format: MOVT.S fd, fs, cc MOVT.D fd, fs, cc MOVT.PS fd, fs, cc												MIPS32	MIPS32 MIPS32 MIPS64 2 Release 2

Purpose:

To test an FP condition code then conditionally move an FP value

Description: if cc = 1 then fd \leftarrow fs

If the floating point condition code specified by *CC* is one, then the value in FPR *fs* is placed into FPR *fd*. The source and destination are values in format *fmt*.

If the condition code is not one, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined.

MOVT.PS conditionally merges the lower half of FPR fs into the lower half of FPR fd if condition code CC is one, and independently merges the upper half of FPR fs into the upper half of FPR fd if condition code CC+1 is one. The CC field should be even; if it is odd, the result of this operation is **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**. The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVT.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Floating Point Move Conditional on Floating Point True

MOVT.fmt

Operation:

```
if FPConditionCode(cc) = 0 then
   StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
   StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation

Move Conditional on Zero

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL	*0		rd	0	MOVZ
	000000	18	It	Iŭ	00000	001010
	6	5	5	5	5	6

Format: MOVZ rd, rs, rt

MIPS32

MOVZ

Purpose:

To conditionally move a GPR after testing a GPR value

Description: if rt = 0 then rd \leftarrow rs

If the value in GPR rt is equal to zero, then the contents of GPR rs are placed into GPR rd.

Restrictions:

None

Operation:

if GPR[rt] = 0 then
 GPR[rd] ← GPR[rs]
endif

Exceptions:

None

Programming Notes:

The zero value tested here is the *condition false* result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.

Floating Point Move Conditional on Zero

MOVZ.fmt

31	26	25	21 20	16	15	11 10	6	5	0
COP1		first			fa	fJ		MOVZ	
010001		1111	1	l	18	Iu		010010	
6		5	:	5	5	5		6	
Format:	MOVZ MOVZ MOVZ	.S fd, fs, r .D fd, fs, r .PS fd, fs,	t t rt				MIPS MIPS MIPS MIPS32 Release	32 32 64 e 2	

Purpose:

To test a GPR then conditionally move an FP value

Description: if rt = 0 then fd \leftarrow fs

If the value in GPR *rt* is equal to zero then the value in FPR *fs* is placed in FPR *fd*. The source and destination are values in format *fmt*.

If GPR *rt* is not zero, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVZ.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Floating Point Move Conditional on Zero (cont.)

MOVZ.fmt

Operation:

```
if GPR[rt] = 0 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation

Multiply and Su	ıbtra	act Word to Hi,L	/O					MSUB
31	26 2	25 21	20	16	15 11	10 6	5	0
SPECIAL2					0	0		MSUB
011100		rs	rt		00000	00000		000100
6		5	5		5	5	-	6
Format: MS	SUB	rs, rt						MIPS32

Purpose:

To multiply two words and subtract the result from Hi, Lo

Description: (HI,LO) ← (HI,LO) - (rs × rt)

The 32-bit word value in GPR *rs* is multiplied by the 32-bit value in GPR *rt*, treating both operands as signed values, to produce a 64-bit result. The product is subtracted from the 64-bit concatenated values of *HI* and *LO*. The most significant 32 bits of the result are written into *HI* and the least significant 32 bits are written into *LO*. No arithmetic exception occurs under any circumstances.

Restrictions:

None

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

```
\begin{array}{l} \texttt{temp} \leftarrow (\texttt{HI} \mid \mid \texttt{LO}) - (\texttt{GPR[rs]} \times \texttt{GPR[rt]}) \\ \texttt{HI} \leftarrow \texttt{temp}_{63..32} \\ \texttt{LO} \leftarrow \texttt{temp}_{31..0} \end{array}
```

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

Floating Point Multiply Subtract

MSUB.fmt

31	26	25	21 2	20 16	15 11	10 6	5 3	2 0
COP1X	C C	£.,		£.	£	£.1	MSUB	front
010011		Ir		It	18	Id	101	Imt
6		5		5	5	5	3	3
Format:	MSUB MSUB MSUB	.S fd, fr, .D fd, fr, .PS fd, fr,	fs, fs, fs,	ft ft ft			MIPS32	MIPS64 MIPS64 MIPS64 Release 2

Purpose:

To perform a combined multiply-then-subtract of FP values

Description: $fd \leftarrow (fs \times ft) - fr$

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce an intermediate product. The value in FPR *fr* is subtracted from the product. The subtraction result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operands and result are values in format *fmt*.

MSUB.PS multiplies then subtracts the upper and lower halves of FPR *fr*, FPR *fs*, and FPR *ft* independently, and ORs together any generated exceptional conditions.

Cause bits are ORed into the Flag bits if no exception is taken.

Restrictions:

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of MSUB.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

```
\begin{array}{ll} \mbox{vfr} \leftarrow \mbox{ValueFPR(fr, fmt)} \\ \mbox{vfs} \leftarrow \mbox{ValueFPR(fs, fmt)} \\ \mbox{vft} \leftarrow \mbox{ValueFPR(ft, fmt)} \\ \mbox{StoreFPR(fd, fmt, (vfs \times_{fmt} vft) -_{fmt} vfr))} \end{array}
```

Floating Point Multiply Subtract (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

Multiply and Subtract Word to Hi,Lo

31	26 25	21	20 16	15 11	10 6	5 0
SPECIAL2		***	t	0	0	MSUBU
011100		18	It	00000	00000	000101
6		5	5	5	5	6
Format: M	ISUBU rs,	rt				MIPS32

Purpose:

To multiply two words and subtract the result from Hi, Lo

Description: (HI,LO) ← (HI,LO) - (rs × rt)

The 32-bit word value in GPR *rs* is multiplied by the 32-bit word value in GPR *rt*, treating both operands as unsigned values, to produce a 64-bit result. The product is subtracted from the 64-bit concatenated values of *HI* and *LO*. The most significant 32 bits of the result are written into *HI* and the least significant 32 bits are written into *LO*. No arithmetic exception occurs under any circumstances.

Restrictions:

None

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

```
\begin{array}{l} \text{temp} \leftarrow (\text{HI} \mid \mid \text{LO}) - (\text{GPR[rs]} \times \text{GPR[rt]}) \\ \text{HI} \leftarrow \text{temp}_{63..32} \\ \text{LO} \leftarrow \text{temp}_{31..0} \end{array}
```

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MSUBU

Move	to Coproces	sor 0				MTC0
31	26	25 21	20 16	15 11	10 3	2 0
(COP0	MT			0	
0	10000	00100	rt	rd	0000 000	sel
	6	5	5	5	8	3
For	mat: мтс0 мтс0	rt, rd rt, rd, sel				MIPS32 MIPS32

Purpose:

I

I

To move the contents of a general register to a coprocessor 0 register.

Description: CPR[0, rd, sel] ← rt

The contents of general register rt are loaded into the coprocessor 0 register specified by the combination of rd and sel. Not all coprocessor 0 registers support the the sel field. In those instances, the sel field must be set to zero.

Restrictions:

The results are **UNDEFINED** if coprocessor 0 does not contain a register as specified by *rd* and *sel*.

Operation:

```
data ← GPR[rt]
CPR[0,rd,sel] ← data
```

Exceptions:

Coprocessor Unusable

Reserved Instruction

Move Word to Floating Point

31	26 25	21 20	16 15	11 10	0
COP1	MT	***	fa		0
010001	0010	0	18		000 0000 0000
6	5	5	5		11

Format: MTC1 rt, fs

Purpose:

To copy a word from a GPR to an FPU (CP1) general register

Description: fs ← rt

The low word in GPR rt is placed into the low word of floating point (Coprocessor 1) general register fs.

Restrictions:

Operation:

```
data ← GPR[rt]<sub>31..0</sub>
StoreFPR(fs, UNINTERPRETED_WORD, data)
```

Exceptions:

Coprocessor Unusable

Historical Information:

For MIPS I, MIPS II, and MIPS III the value of FPR *fs* is UNPREDICTABLE for the instruction immediately following MTC1.

MTC1

MIPS32

Move Word to Coprocessor 2

31	26	25 21	20 16	15 11 10	8 7	0
	COP2	MT	rt		Impl	
	010010	00100			r-	
	6	5	5		16	
	Format: MTC2 MTC2	rt, rd rt, rd, sel				MIPS32 MIPS32

MTC2

The syntax shown above is an example using MTC1 as a model. The specific syntax is implementation dependent.

Purpose:

To copy a word from a GPR to a COP2 general register

Description: CP2CPR[Impl] ← rt

The low word in GPR *rt* is placed into the low word of coprocessor 2 general register denoted by the *Impl* field. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

Restrictions:

The results are **UNPREDICTABLE** if *Impl* specifies a coprocessor 2 register that does not exist.

Operation:

```
data \leftarrow GPR[rt]
CP2CPR[Impl] \leftarrow data
```

Exceptions:

Coprocessor Unusable

Reserved Instruction

Mo	ve Word to Higł	n Half of Float	ng Point	Register			MTHC1
	31	26 25	21 20	16	15	11 10	0
ſ	COP1	MTH			c		0
	010001	00111		rt	IS		000 0000 0000
	6	5		5	5		11
	Format: MT	HCl rt, fs					MIPS32 Release 2

Purpose:

To copy a word from a GPR to the high half of an FPU (CP1) general register

Description: $fs_{63..32} \leftarrow rt$

The word in GPR *rt* is placed into the high word of floating point (Coprocessor 1) general register *fs*. This instruction is primarily intended to support 64-bit floating point units on a 32-bit CPU, but the semantics of the instruction are defined for all cases.

Restrictions:

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

The results are **UNPREDICTABLE** if Status_{FR} = 0 and *fs* is odd.

Operation:

```
newdata \leftarrow GPR[rt]olddata \leftarrow ValueFPR(fs, UNINTERPRETED_DOUBLEWORD)<sub>31..0</sub>
StoreFPR(fs, UNINTERPRETED_DOUBLEWORD, newdata || olddata)
```

Exceptions:

Coprocessor Unusable

Reserved Instruction

Programming Notes

When paired with MTC1 to write a value to a 64-bit FPR, the MTC1 must be executed first, followed by the MTHC1. This is because of the semantic definition of MTC1, which is not aware that software will be using an MTHC1 instruction to complete the operation, and sets the upper half of the 64-bit FPR to an **UNPREDICTABLE** value.

Mov	ve Word to H	ligh H	alf of Coproce	essor 2	Register				MTHC2	2
	31	26	25	21 20	16	15	11 10		0	
	COP2		MTH		t			Imal		
	010010		00111		п			mpi		
	6		5		5			16		
	Format:	MTHC MTHC	2 rt, rd 2 rt, rd, se	1					MIPS32 Release 2 MIPS32 Release 2	

The syntax shown above is an example using MTHC1 as a model. The specific syntax is implementation dependent.

Purpose:

To copy a word from a GPR to the high half of a COP2 general register

Description: CP2CPR[Impl]_{63..32} ← rt

The word in GPR *rt* is placed into the high word of coprocessor 2 general register denoted by the *Impl* field. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

Restrictions:

The results are **UNPREDICTABLE** if *Impl* specifies a coprocessor 2 register that does not exist, or if that register is not 64 bits wide.

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

data \leftarrow GPR[rt] CP2CPR[Impl] \leftarrow data ||CPR[2,rd,sel]_{31 0}

Exceptions:

Coprocessor Unusable

Reserved Instruction

Programming Notes

When paired with MTC2 to write a value to a 64-bit CPR, the MTC2 must be executed first, followed by the MTHC2. This is because of the semantic definition of MTC2, which is not aware that software will be using an MTHC2 instruction to complete the operation, and sets the upper half of the 64-bit CPR to an **UNPREDICTABLE** value.

Move to HI Register

31	26 25	21	20 6	5	0
SPECIAL		**	0	MTHI	
000000		18	000 0000 0000 0000	010001	
6	·	5	15	6	
Format:	MTHI rs			MIP	S32

Purpose:

To copy a GPR to the special purpose HI register

Description: HI ← rs

The contents of GPR rs are loaded into special register HI.

Restrictions:

A computed result written to the *HI/LO* pair by DIV, DIVU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either *HI* or *LO*.

If an MTHI instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *LO* are UNPREDICTABLE. The following example shows this illegal situation:

```
MUL r2,r4 # start operation that will eventually write to HI,LO
... # code not containing mfhi or mflo
MTHI r6
... # code not containing mflo
MFLO r3 # this mflo would get an UNPREDICTABLE value
```

Operation:

 $HI \leftarrow GPR[rs]$

Exceptions:

None

Historical Information:

In MIPS I-III, if either of the two preceding instructions is MFHI, the result of that MFHI is UNPREDICTABLE. Reads of the *HI* or *LO* special register must be separated from any subsequent instructions that write to them by two or more instructions. In MIPS IV and later, including MIPS32 and MIPS64, this restriction does not exist.

MTHI

Move to LO Register

31	26	25 21	20 6	5	0
SPECIAI	Ĺ		0	MTLO	
000000		18	000 0000 0000 0000	010011	
6		5	15	6	
Format:	MTLO	rs		MIP	PS32

MTLO

Purpose:

To copy a GPR to the special purpose LO register

Description: L0 ← rs

The contents of GPR rs are loaded into special register LO.

Restrictions:

A computed result written to the *HI/LO* pair by DIV, DIVU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either *HI* or *LO*.

If an MTLO instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *HI* are UNPREDICTABLE. The following example shows this illegal situation:

```
MUL r2,r4 # start operation that will eventually write to HI,LO
... # code not containing mfhi or mflo
MTLO r6
... # code not containing mfhi
MFHI r3 # this mfhi would get an UNPREDICTABLE value
```

Operation:

LO \leftarrow GPR[rs]

Exceptions:

None

Historical Information:

In MIPS I-III, if either of the two preceding instructions is MFHI, the result of that MFHI is UNPREDICTABLE. Reads of the *HI* or *LO* special register must be separated from any subsequent instructions that write to them by two or more instructions. In MIPS IV and later, including MIPS32 and MIPS64, this restriction does not exist.
Multiply Word to GPR

31	26 25	21 20	16	15 11	10 6	5 0
SPECIAL2			art	ьd	0	MUL
011100	r	s	rt	ra	00000	000010
6	4	5	5	5	5	6
Format:	MUL rd, rs,	rt				MIPS32

Format: MUL rd, rs, rt

Purpose:

To multiply two words and write the result to a GPR.

Description: $rd \leftarrow rs \times rt$

The 32-bit word value in GPR rs is multiplied by the 32-bit value in GPR rt, treating both operands as signed values, to produce a 64-bit result. The least significant 32 bits of the product are written to GPR rd. The contents of HI and LO are UNPREDICTABLE after the operation. No arithmetic exception occurs under any circumstances.

Restrictions:

Note that this instruction does not provide the capability of writing the result to the HI and LO registers.

Operation:

```
temp <- GPR[rs] * GPR[rt]</pre>
GPR[rd] <- temp<sub>31..0</sub>
HI <- UNPREDICTABLE
LO <- UNPREDICTABLE
```

Exceptions:

None

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read GPR rd before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR rt. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MUL

Floating Point Multiply

MUL.fmt

31	26	25 23	1 20 16	15 1	1 10 6	5 0						
COP1		£t	C.	£-	6.1	MUL						
010001	l	Imt	ft Is		tt ts						la	000010
6		5	5	5	5	6						
Format:	MUL.S MUL.I MUL.I	S fd, fs, ft D fd, fs, ft PS fd, fs, ft				MIPS32 MIPS32 MIPS64 MIPS32 Release 2						

Purpose:

To multiply FP values

Description: $fd \leftarrow fs \times ft$

The value in FPR *fs* is multiplied by the value in FPR *ft*. The result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operands and result are values in format *fmt*. MUL.PS multiplies the upper and lower halves of FPR *fs* and FPR *ft* independently, and ORs together any generated exceptional conditions.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of MUL.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) ×_{fmt} ValueFPR(ft, fmt))

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

Multiply Wor	d							MULT
31	26	25	21 20	16	15	6	5	0
SPEC	IAL				0		MULT	
0000	00	rs		rt	00 0000 0000		011000	
6		5		5	10		6	
Forma	t: MULT	rs, rt					MIP	PS32

To multiply 32-bit signed integers

Description: (HI, LO) ← rs×rt

The 32-bit word value in GPR *rt* is multiplied by the 32-bit value in GPR *rs*, treating both operands as signed values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register *LO*, and the high-order 32-bit word is splaced into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

None

Operation:

Exceptions:

None

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

Multiply Unsigned Word

31	2	6 25 21	20 16	15 6	5 0
	SPECIAL	***	st	0	MULTU
	000000	18	It	00 0000 0000	011001
	6	5	5	10	6

MULTU

MIPS32

Format: MULTU rs, rt

Purpose:

To multiply 32-bit unsigned integers

Description: (HI, LO) \leftarrow rs \times rt

The 32-bit word value in GPR *rt* is multiplied by the 32-bit value in GPR *rs*, treating both operands as unsigned values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register *LO*, and the high-order 32-bit word is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

Restrictions:

None

Operation:

```
\begin{array}{l} \texttt{prod}\leftarrow \ (\texttt{0} \ \mid \mid \texttt{GPR[rs]}_{\texttt{31..0}}) \ \times \ (\texttt{0} \ \mid \mid \texttt{GPR[rt]}_{\texttt{31..0}}) \\ \texttt{LO} \ \leftarrow \ \texttt{prod}_{\texttt{31..0}} \\ \texttt{HI} \ \leftarrow \ \texttt{prod}_{\texttt{63..32}} \end{array}
```

Exceptions:

None

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

Floating Point Negate

NEG.fmt

31	26	25	21	20 16	15 1	1 10	6 5	0
COP1		forest		0	£-	L3	NEG	
010001		Imt		00000	15	Id	000111	
6		5		5	5	5	6	
Format:	Format: NEG.S fd, fs NEG.D fd, fs NEG.PS fd, fs					M M MIPS32 Rel	IPS32 IPS32 IPS64 ease 2	

Purpose:

To negate an FP value

Description: fd \leftarrow -fs

The value in FPR *fs* is negated and placed into FPR *fd*. The value is negated by changing the sign bit value. The operand and result are values in format *fmt*. NEG.PS negates the upper and lower halves of FPR *fs* independently, and ORs together any generated exceptional conditions.

This operation is arithmetic; a NaN operand signals invalid operation.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**. The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of NEG.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

```
StoreFPR(fd, fmt, Negate(ValueFPR(fs, fmt)))
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation, Invalid Operation

Floating Point Negative Multiply Add

NMADD.fmt

31	26	25	21	20	16	15	11	10	6	5	3	2	0
COP1X	Σ.		£	£,		£_		£J		NMAI	DD		5
010011			Ir	It		18		Id		110			mt
6			5	5		5		5		3			3
Format:	NMAD NMAD NMAD	D.S fd, D.D fd, D.PS fo	, fr, fs , fr, fs 1, fr, f	, ft , ft s, ft						MIPS	532	M M M Rel	IPS64 IPS64 IPS64 ease 2

Purpose:

To negate a combined multiply-then-add of FP values

Description: $fd \leftarrow - ((fs \times ft) + fr)$

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce an intermediate product. The value in FPR *fr* is added to the product.

The result sum is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, negated by changing the sign bit, and placed into FPR *fd*. The operands and result are values in format *fmt*.

NMADD.PS applies the operation to the upper and lower halves of FPR *fr*, FPR *fs*, and FPR *ft* independently, and ORs together any generated exceptional conditions.

Cause bits are ORed into the Flag bits if no exception is taken.

Restrictions:

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of NMADD.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

```
\begin{split} & \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ & \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ & \text{vft} \leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ & \text{StoreFPR}(\text{fd, fmt, } -(\text{vfr}+_{\text{fmt}} (\text{vfs} \times_{\text{fmt}} \text{vft}))) \end{split}
```

Floating Point Negative Multiply Add (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

NMADD.fmt

Floating Point Negative Multiply Subtract

NMSUB.fmt

31	26	25 2	1 20	16	15	11	10	6	5 3	2	2 0
COP1	X	£		£	£.		£.1		NMSUB		funt
01001	1	Ir		It	18		Id		111		Imt
6		5		5	5		5		3		3
Format	NMSU NMSU NMSU	B.S fd, fr, f B.D fd, fr, f B.PS fd, fr,	s, ft s, ft fs, ft						MIPS3	2 R	MIPS64 MIPS64 MIPS64 Release 2

Purpose:

To negate a combined multiply-then-subtract of FP values

Description: $fd \leftarrow - ((fs \times ft) - fr)$

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce an intermediate product. The value in FPR *fr* is subtracted from the product.

The result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, negated by changing the sign bit, and placed into FPR *fd*. The operands and result are values in format *fmt*.

NMSUB.PS applies the operation to the upper and lower halves of FPR *fr*, FPR *fs*, and FPR *ft* independently, and ORs together any generated exceptional conditions.

Cause bits are ORed into the Flag bits if no exception is taken.

Restrictions:

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of NMSUB.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

```
\begin{split} & \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ & \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ & \text{vft} \leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ & \text{StoreFPR}(\text{fd, fmt, } -((\text{vfs} \times_{\text{fmt}} \text{vft}) -_{\text{fmt}} \text{vfr})) \end{split}
```

Floating Point Negative Multiply Subtract (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

NMSUB.fmt

No	Operation									NOP
	31	26	25	21 20	16	15	11	10 6	5	0
	SPECIAL		0		0	0		0	SLL	
	000000		00000		00000	00000		00000	000000	
	6		5		5	5		5	6	

Format: NOP

Purpose:

To perform no operation.

Description:

NOP is the assembly idiom used to denote no operation. The actual instruction is interpreted by the hardware as SLL r0, r0, 0.

Restrictions:

None

Operation:

None

Exceptions:

None

Programming Notes:

The zero instruction word, which represents SLL, r0, r0, 0, is the preferred NOP for software to use to fill branch and jump delay slots and to pad out alignment sequences.

Assembly Idiom

No	t Or						NOR
	31 20	5 25 21	20 16	15 11	10 6	5	0
	SPECIAL		rt	rd	0	NOR	
	000000	15	It	Iu	00000	100111	
	6	5	5	5	5	6	
	Format: NOR	rd, rs, rt				MIPS	532

To do a bitwise logical NOT OR

$\textbf{Description:} \texttt{rd} \ \leftarrow \ \texttt{rs} \ \texttt{NOR} \ \texttt{rt}$

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical NOR operation. The result is placed into GPR *rd*.

Restrictions:

None

Operation:

GPR[rd] ← GPR[rs] nor GPR[rt]

Exceptions:

None

Or																OR
	31		26	25	21	20	1	6 15		11	10		6	5		0
[SPECIAL		rs			rt		rd			0		(OR	
		000000		15			11		Iu		0	0000		100	0101	
		6		5			5		5			5			6	
l		6		5			5		5			5		10	6	

Format: OR rd, rs, rt

Purpose:

To do a bitwise logical OR

Description: rd \leftarrow rs or rt

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical OR operation. The result is placed into GPR *rd*.

Restrictions:

None

Operation:

GPR[rd] ← GPR[rs] or GPR[rt]

Exceptions:

None

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

MIPS32

Or Immediate

31 2	5 25 21	20 16	15 0
ORI		rt	immediata
001101	15	It	minediate
6	5	5	16

Format: ORI rt, rs, immediate

MIPS32

ORI

Purpose:

To do a bitwise logical OR with a constant

 $\textbf{Description:} \texttt{rt} \leftarrow \texttt{rs or immediate}$

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical OR operation. The result is placed into GPR *rt*.

Restrictions:

None

Operation:

Exceptions:

None

Pair	Lower	Lower

31 26	5 25 21	20 16	15 11	10 6	5 0
COP1	fmt	ft	fe	fd	PLL
010001	10110	It	18	Id	101100
6	5	5	5	5	6

Format: PLL.PS fd, fs, ft

MIPS64 MIPS32 Release 2

PLL.PS

Purpose:

To merge a pair of paired single values with realignment

Description: fd ← lower(fs) || lower(ft)

A new paired-single value is formed by catenating the lower single of fs (bits 31..0) and the lower single of ft (bits 31..0).

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, PS, ValueFPR(fs, PS)_{31..0} || ValueFPR(ft, PS)_{31..0})

Exceptions:

Coprocessor Unusable, Reserved Instruction

Pair	Lower	U	pper

31	26 25	21	20 16	15 11	10 6	5 0
COP1		fmt	ft	fa	fd	PLU
010001		10110	It	18	Iŭ	101101
6		5	5	5	5	6

Format: PLU.PS fd, fs, ft

MIPS64 MIPS32 Release 2

PLU.PS

Purpose:

To merge a pair of paired single values with realignment

Description: fd ← lower(fs) || upper(ft)

A new paired-single value is formed by catenating the lower single of fs (bits 31..0) and the upper single of ft (bits 63..32).

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

```
StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>31..0</sub> || ValueFPR(ft, PS)<sub>63..32</sub>)
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Pre	fetch					PREF
	31	26	25 21	20	16 15	0
	PREF		hase	hint	offset	
	110011		base	IIIIt	011501	
	6		5	5	16	

Format: PREF hint, offset(base)

Purpose:

To move data between memory and cache.

Description: prefetch_memory(base+offset)

PREF adds the 16-bit signed *offset* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way that the data is expected to be used.

PREF enables the processor to take some action, typically prefetching the data into cache, to improve program performance. The action taken for a specific PREF instruction is both system and context dependent. Any action, including doing nothing, is permitted as long as it does not change architecturally visible state or alter the meaning of a program. Implementations are expected either to do nothing, or to take an action that increases the performance of the program. The PrepareForStore function is unique in that it may modify the architecturally visible state.

PREF does not cause addressing-related exceptions. If the address specified would cause an addressing exception, the exception condition is ignored and no data movement occurs. However even if no data is prefetched, some action that is not architecturally visible, such as writeback of a dirty cache line, can take place.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruction.

PREF never generates a memory operation for a location with an uncached memory access type.

If PREF results in a memory operation, the memory access type used for the operation is determined by the memory access type of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

For a cached location, the expected and useful action for the processor is to prefetch a block of data that includes the effective address. The size of the block and the level of the memory hierarchy it is fetched into are implementation specific.

The *hint* field supplies information about the way the data is expected to be used. With the exception of PrepareFor-Store, a *hint* value cannot cause an action to modify architecturally visible state. A processor may use a *hint* value to improve the effectiveness of the prefetch action.

MIPS32

Prefetch (cont.)

Value	Name	Data Use and Desired Prefetch Action
0	load	Use: Prefetched data is expected to be read (not modified). Action: Fetch data as if for a load.
1	store	Use: Prefetched data is expected to be stored or modified. Action: Fetch data as if for a store.
2-3	Reserved	Reserved for future use - not available to implementations.
4	load_streamed	Use: Prefetched data is expected to be read (not modified) but not reused extensively; it "streams" through cache. Action: Fetch data as if for a load and place it in the cache so that it does not displace data prefetched as "retained."
5	store_streamed	Use: Prefetched data is expected to be stored or modified but not reused extensively; it "streams" through cache. Action: Fetch data as if for a store and place it in the cache so that it does not displace data prefetched as "retained."
6	load_retained	Use: Prefetched data is expected to be read (not modified) and reused extensively; it should be "retained" in the cache. Action: Fetch data as if for a load and place it in the cache so that it is not displaced by data prefetched as "streamed."
7	store_retained	Use: Prefetched data is expected to be stored or modified and reused extensively; it should be "retained" in the cache. Action: Fetch data as if for a store and place it in the cache so that it is not displaced by data prefetched as "streamed."

Table 3-30 Values of the *hint* Field for the PREF Instruction

Table 3-30 Values of the hint Field for the PREF Instruction

8-24	Reserved	Reserved for future use - not available to implementations.
25	writeback_invalidate (also known as "nudge")	Use: Data is no longer expected to be used. Action: For a writeback cache, schedule a wirteback of any dirty data. At the completion of the writeback, mark the state of any cache lines written back as invalid.
26-29	Implementation Dependent	Unassigned by the Architecture - available for implementation-dependent use.
30	PrepareForStore	Use: Prepare the cache for writing an entire line, without the overhead involved in filling the line from memory. Action: If the reference hits in the cache, no action is taken. If the reference misses in the cache, a line is selected for replacement, any valid and dirty victim is written back to memory, the entire line is filled with zero data, and the state of the line is marked as valid and dirty. Programming Note: Because the cache line is filled with zero data on a cache miss, software must not assume that this action, in and of itself, can be used as a fast bzero-type function.
31	Implementation Dependent	Unassigned by the Architecture - available for implementation-dependent use.

Г

Prefetch (cont.)

Restrictions:

None

Operation:

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(CCA, pAddr, vAddr, DATA, hint)
```

Exceptions:

Bus Error, Cache Error

Prefetch does not take any TLB-related or address-related exceptions under any circumstances.

Programming Notes:

Prefetch cannot prefetch data from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. It does not cause an exception to prefetch using an address pointer value before the validity of a pointer is determined.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruction. Typically, this only occurs in systems which have high-reliability requirements.

Prefetch operations have no effect on cache lines that were previously locked with the CACHE instruction.

Hint field encodings whose function is described as "streamed" or "retained" convey usage intent from software to hardware. Software should not assume that hardware will always prefetch data in an optimal way. If data is to be truly retained, software should use the Cache instruction to lock data into the cache.

Pre	fetch Indexed												I	PREF	X
	31	26	25 2	21 20		16 15		11	10		6	5		0	
	COP1X		1							0			PREFX		
	010011		base		index		hint			00000			001111		
	6		5	-	5		5			5			6		
	Format: P	REF	X hint, index	(base	e)							MIP	MI S32 Rele	PS64 ase 2	

To move data between memory and cache.

Description: prefetch_memory[base+index]

PREFX adds the contents of GPR *index* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way the data is expected to be used.

The only functional difference between the PREF and PREFX instructions is the addressing mode implemented by the two. Refer to the PREF instruction for all other details, including the encoding of the *hint* field.

Restrictions:

Operation:

```
vAddr ← GPR[base] + GPR[index]
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(CCA, pAddr, vAddr, DATA, hint)
```

Exceptions:

Coprocessor Unusable, Reserved Instruction, Bus Error, Cache Error

Programming Notes:

The PREFX instruction is only available on processors that implement floating point and should never by generated by compilers in situations in which the corresponding load and store indexed floating point instructions are generated.

Also refer to the corresponding section in the PREF instruction description.

Paiı	r Upper Lower	•										PU	J L.PS
	31	26	25	21	20	16	15	11	10	6	5		0
	COP1		fmt		E.		6-		13			PUL	
	010001		10110		It		15		Id			101110	
	6		5		5		5		5			6	
	Format:	PUL.	PS fd, fs,	ft								MIF	PS64

To merge a pair of paired single values with realignment

Description: fd ← upper(fs) || lower(ft)

A new paired-single value is formed by catenating the upper single of fs (bits 63..32) and the lower single of ft (bits 31..0).

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, PS, ValueFPR(fs, PS)_{63..32} || ValueFPR(ft, PS)_{31..0})

Exceptions:

Coprocessor Unusable, Reserved Instruction

MIPS32 Release 2

Pai	r Upper Upper	•										PU	JU.PS
	31	26	25	21	20	16	15	11	10	6	5		0
	COP1		fmt			ft	fa		fd			PUU	
	010001		10110			It	18		Iu			101111	
·	6		5			5	5		5			6	,
	Format:	puu.	PS fd, fs,	ft								MI	PS64

To merge a pair of paired single values with realignment

Description: fd ← upper(fs) || upper(ft)

A new paired-single value is formed by catenating the upper single of fs (bits 63..32) and the upper single of ft (bits 63..32).

The move is non-arithmetic; it causes no IEEE 754 exceptions.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, PS, ValueFPR(fs, PS)_{63..32} || ValueFPR(ft, PS)_{63..32})

Exceptions:

Coprocessor Unusable, Reserved Instruction

MIPS32 Release 2



To move the contents of a hardware register to a general purpose register (GPR) if that operation is enabled by privileged software.

Description: rt \leftarrow HWR[rd]

If access is allowed to the specified hardware register, the contents of the register specified by *rd* is loaded into general register *rt*. Access control for each register is selected by the bits in the coprocessor 0 *HWREna* register.

The available hardware registers, and the encoding of the *rd* field for each, are shown in Table 3-31.

Register Number (rd Value)	Register Name			Contents							
0	CPUNum	Nun This	nber of the CPU s comes directly	on which the program is currently running. from the coprocessor 0 EBase _{CPUNum} field.							
1	SYNCI_Step	Add instr	Address step size to be used with the SYNCI instruction. See that instruction's description for the use of this value.								
2	CC	Higl copr	h-resolution cyc rocessor 0 <i>Coun</i>	le counter. This comes directly from the t register.							
		Reso cycl	olution of the Co es between upda	C register. This value denotes the number of ate of the register. For example:							
			CCRes Value	Meaning							
3	CCRes		1	CC register increments every CPU cycle							
			2	CC register increments every second CPU cycle							
			3	CC register increments every third CPU cycle							
				etc.							
All others		Acce	ess results in a R	eserved Instruction Exception							

 Table 3-31 Hardware Register List

Read Hardware Register, cont.

Restrictions:

In implementations of Release 1 of the Architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

Exceptions:

Reserved Instruction



Description: rd ← SGPR[SRSCtl_{PSS}, rt]

The contents of the shadow GPR register specified by $SRSCtl_{PSS}$ (signifying the previous shadow set number) and *rt* (specifying the register number within that set) is moved to the current GPR *rd*.

Restrictions:

In implementations prior to Release 2 of the Architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

 $GPR[rd] \leftarrow SGPR[SRSCtl_{PSS}, rt]$

Exceptions:

Coprocessor Unusable

Reserved Instruction

Reciprocal Approximation

RECIP.fmt

31	26	25	21	20	16 15	11	10 6	5 0
C	OP1		forest	0		£.	£1	RECIP
01	0001		IIIIt	00000		18	Id	010101
	6		5	5		5	5	6
Form	nat: RECI	P.S P.D	fd, fs fd, fs					MIPS64 MIPS32 Release 2 MIPS64
								MIPS32 Release 2

Purpose:

To approximate the reciprocal of an FP value (quickly)

Description: fd \leftarrow 1.0 / fs

The reciprocal of the value in FPR *fs* is approximated and placed into FPR *fd*. The operand and result are values in format *fint*.

The numeric accuracy of this operation is implementation dependent; it does not meet the accuracy specified by the IEEE 754 Floating Point standard. The computed result differs from the both the exact result and the IEEE-mandated representation of the exact result by no more than one unit in the least-significant place (ULP).

It is implementation dependent whether the result is affected by the current rounding mode in FCSR.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of RECIP.D is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, fmt, 1.0 / valueFPR(fs, fmt))

Reciprocal Approximation (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Division-by-zero, Unimplemented Op, Invalid Op, Overflow, Underflow

Rotate Word Right ROTR 31 26 25 22 21 20 16 15 11 10 6 5 0 SPECIAL SRL R 0000 rt rd sa 1 000010 000000 4 5 5 5 6 6 1 SmartMIPS Crypto Format: ROTR rd, rt, sa MIPS32 Release 2

Purpose:

To execute a logical right-rotate of a word by a fixed number of bits

Description: rd \leftarrow rt \leftrightarrow (right) sa

The contents of the low-order 32-bit word of GPR *rt* are rotated right; the word result is placed in GPR *rd*. The bit-rotate amount is specified by *sa*.

Restrictions:

Operation:

```
if ((ArchitectureRevision() < 2) and (Config3<sub>SM</sub> = 0)) then
UNPREDICTABLE
endif
s ← sa
temp ← GPR[rt]<sub>s-1..0</sub> || GPR[rt]<sub>31..s</sub>
GPR[rd]← temp
```

Exceptions:

Reserved Instruction

Rot	ate Word Right	Va	riable										ROTR
	31	26	25 21	20	16	15		11	10	7	6	5	0
	SPECIAL								0000		R	SRLV	
	000000		18	п			Iu		0000		1	000110	,
	6		5	5			5		4		1	6	
	Format: RC	TRV	V rd, rt, rs									SmartMIPS MIPS32 Re	Crypto lease 2

To execute a logical right-rotate of a word by a variable number of bits

Description: rd \leftarrow rt \leftrightarrow (right) rs

The contents of the low-order 32-bit word of GPR *rt* are rotated right; the word result is placed in GPR *rd*. The bit-rotate amount is specified by the low-order 5 bits of GPR *rs*.

Restrictions:

Operation:

```
if ((ArchitectureRevision() < 2) and (Config3<sub>SM</sub> = 0)) then

UNPREDICTABLE

endif

s \leftarrow GPR[rs]<sub>4..0</sub>

temp \leftarrow GPR[rt]<sub>s-1..0</sub> || GPR[rt]<sub>31..s</sub>

GPR[rd]\leftarrow temp
```

Exceptions:

Reserved Instruction

Floating Point Round to Long Fixed Point

ROUND.L.fmt

31		26	25	21	20	16	15	11	10	6	5	0
	COP1			6 4		0	£-		£.1		ROUND.L	
	010001			Imt		00000	18		Id		001000	
	6			5		5	5		5		6	
	Format:	ROUN	D.L.S	fd, fs	5						MIP MIPS32 Relea	S64 se 2
		ROUN	D.L.D	fd, fs	5						MIP MIPS32 Relea	S64 se 2

Purpose:

To convert an FP value to 64-bit fixed point, rounding to nearest

Description: fd \leftarrow convert_and_round(fs)

The value in FPR fs, in format *fmt*, is converted to a value in 64-bit long fixed point format and rounded to nearest/even (rounding mode 0). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{63} to 2^{63} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Floating Point Round to Long Fixed Point (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Unimplemented Operation, Invalid Operation, Overflow

Floating Point Round to Word Fixed Point

ROUND.W.fmt

31	26	25		21	20 16	5 15	11	10	6	5		0
COP1			fmt		0	fo		fd			ROUND.W	
010001			IIIIt		00000	15	18	Iu			001100	
6			5		5	5		5			6	
Format:	ROUN ROUN	D.W.S D.W.D	fd, fd,	fs fs							MIPS MIPS	32 32

Purpose:

To convert an FP value to 32-bit fixed point, rounding to nearest

Description: fd \leftarrow convert_and_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format rounding to nearest/even (rounding mode 0). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{31} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

Operation:

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

Floating Point Round to Word Fixed Point (cont).

ROUND.W.fmt

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Unimplemented Operation, Invalid Operation, Overflow

Reciprocal Square Root Approximation

RSQRT.fmt

31	2	5 25	21	20 16	15 11	10 6	5 0
	COP1		fmat	0	fa	fd	RSQRT
	010001		IIIIt	00000	18	Id	010110
	6		5	5	5	5	6
	Format: RSQ	RT.S	fd, fs				MIPS64 MIPS32 Release 2
	RSQ	RT.D	fd, fs				MIPS64 MIPS32 Release 2

Purpose:

To approximate the reciprocal of the square root of an FP value (quickly)

Description: fd ← 1.0 / sqrt(fs)

The reciprocal of the positive square root of the value in FPR *fs* is approximated and placed into FPR *fd*. The operand and result are values in format *fmt*.

The numeric accuracy of this operation is implementation dependent; it does not meet the accuracy specified by the IEEE 754 Floating Point standard. The computed result differs from both the exact result and the IEEE-mandated representation of the exact result by no more than two units in the least-significant place (ULP).

The effect of the current FCSR rounding mode on the result is implementation dependent.

Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of RSQRT.D is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, fmt, 1.0 / SquareRoot(valueFPR(fs, fmt)))

Reciprocal Square Root Approximation (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Division-by-zero, Unimplemented Operation, Invalid Operation, Overflow, Underflow

Store Byte SB 31 26 25 21 20 16 15 0 SB base offset rt 101000 5 5 6 16 MIPS32

Format: SB rt, offset(base)

Purpose:

To store a byte to memory

Description: memory[base+offset] ← rt

The least-significant 8-bit byte of GPR rt is stored in memory at the location specified by the effective address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

Restrictions:

None

Operation:

```
vAddr
             ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
pAddr
             \leftarrow pAddr_{PSIZE-1..2} || (pAddr_{1..0} \text{ xor ReverseEndian}^2)
bytesel
             \leftarrow vAddr<sub>1..0</sub> xor BigEndianCPU<sup>2</sup>
dataword \leftarrow GPR[rt]<sub>31-8*bytesel..0</sub> || 0<sup>8*bytesel</sup>
StoreMemory (CCA, BYTE, dataword, pAddr, vAddr, DATA)
```

Exceptions:

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch
Store Conditional Word

31 2	26 25 21	20 16	15 0
SC	base	rt	offset
111000	base	It.	onset
6	5	5	16

Format: SC rt, offset(base)

Purpose:

To store a word to memory to complete an atomic read-modify-write

Description: if atomic_update then memory[base+offset] \leftarrow rt, rt \leftarrow 1 else rt \leftarrow 0

The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The 32-bit word in GPR rt is conditionally stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The SC completes the RMW sequence begun by the preceding LL instruction executed on the processor. To complete the RMW sequence atomically, the following occur:

- The 32-bit word of GPR *rt* is stored into memory at the location specified by the aligned effective address.
- A 1, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

If either of the following events occurs between the execution of LL and SC, the SC fails:

- A coherent store is completed by another processor or coherent I/O module into the block of synchronizable physical memory containing the word. The size and alignment of the block is implementation dependent, but it is at least one word and at most the minimum page size.
- An ERET instruction is executed.

If either of the following events occurs between the execution of LL and SC, the SC may succeed or it may fail; the success or failure is not predictable. Portable programs should not cause one of these events.

- A memory access instruction (load, store, or prefetch) is executed on the processor executing the LL/SC.
- The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruction words.)

The following conditions must be true or the result of the SC is UNPREDICTABLE:

- Execution of SC must have been preceded by execution of an LL instruction.
- An RMW sequence executed without intervening events that would cause the SC to fail must use the same address in the LL and SC. The address is the same if the virtual address, physical address, and cache-coherence algorithm are identical.

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

SC

MIPS32

Store Conditional Word (cont.)

Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that is associated with the state and logic necessary to implement the LL/SC semantics. Whether a memory location is synchronizable depends on the processor and system configurations, and on the memory access type used for the location:

- Uniprocessor atomicity: To provide atomic RMW on a single processor, all accesses to the location must be made with memory access type of either *cached noncoherent* or *cached coherent*. All accesses must be to one or the other access type, and they may not be mixed.
- **MP atomicity:** To provide atomic RMW among multiple processors, all accesses to the location must be made with a memory access type of *cached coherent*.
- **I/O System:** To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with a memory access type of *cached coherent*. If the I/O system does not use coherent memory operations, then atomic RMW cannot be provided with respect to the I/O reads and writes.

Restrictions:

The addressed location must have a memory access type of *cached noncoherent* or *cached coherent*; if it does not, the result is **UNPREDICTABLE**.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA)← AddressTranslation (vAddr, DATA, STORE)
dataword← GPR[rt]
if LLbit then
   StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
endif
GPR[rt]← 0<sup>31</sup> || LLbit
```

Store Conditional Word (cont.)

Exceptions:

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

Programming Notes:

LL and SC are used to atomically update memory locations, as shown below.

```
L1:

LL T1, (T0) # load counter

ADDI T2, T1, 1 # increment

SC T2, (T0) # try to store, checking for atomicity

BEQ T2, 0, L1 # if not atomic (0), try again

NOP # branch-delay slot
```

Exceptions between the LL and SC cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LL and SC function on a single processor for *cached noncoherent* memory so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.

Software Debug Breakpoint





Format: SDBBP code

Purpose:

To cause a debug breakpoint exception

Description:

This instruction causes a debug exception, passing control to the debug exception handler. If the processor is executing in Debug Mode when the SDBBP instruction is executed the exception is a Debug Mode Exception, which sets the Debug_{DExcCode} field to the value 0x9 (Bp). The code field can be used for passing information to the debug exception handler, and is retrieved by the debug exception handler only by loading the contents of the memory word containing the instruction, using the DEPC register. The CODE field is not used in any way by the hardware.

Restrictions:

Operation:

```
If Debug_{DM} = 0 then
   SignalDebugBreakpointException()
else
   SignalDebugModeBreakpointException()
endif
```

Exceptions:

Debug Breakpoint Exception Debug Mode Breakpoint Exception

Store Doubleword from Floating Point

3	1 26	25 21	20 16	15 0
	SDC1	base	ft	offset
	111101	base		Oliset
	6	5	5	16

Format: SDC1 ft, offset(base)

Purpose:

To store a doubleword from an FPR to memory

Description: memory[base+offset] ← ft

The 64-bit doubleword in FPR *ft* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{2.0} \neq 0 (not doubleword-aligned).

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
lsw ← ValueFPR(ft, UNINTERPRETED_WORD)
msw ← ValueFPR(ft+1, UNINTERPRETED_WORD)
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0<sup>2</sup>)
paddr ← paddr xor 2#100
```

Exceptions:

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

SDC1

MIPS32

Sto	ore Doubleword	from C	Coprocessor 2			SDC2
	31	26 25	21	20 16	15	0
	SDC2		hasa		offect	
	111110		Dase	It	onset	
	6		5	5	16	
	Format: SI	DC2 rt	. offset(ba	se)		MIPS32

To store a doubleword from a Coprocessor 2 register to memory

Description: memory[base+offset] ← rt

The 64-bit doubleword in Coprocessor 2 register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned).

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
lsw ← CPR[2,rt,0]
msw ← CPR[2,rt+1,0]
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0<sup>2</sup>)
paddr ← paddr xor 2#100
```

Exceptions:

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

Sto	re Doubleword	Indexed from F	loating Point	t				SDXC1
	31	26 25	21 20	16 15	11	10 6	5	0
ſ	COP1X	h			£	0	SDXC1	
	010011	Dase	inde		15	00000	001001	
	6	5	5		5	5	6	
	Format: SD	XC1 fs, index	(base)				MI MIPS32 Rele	PS64 ease 2

9

To store a doubleword from an FPR to memory (GPR+GPR addressing)

Description: memory[base+index] ← fs

The 64-bit doubleword in FPR *fs* is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned).

Operation:

```
vAddr ← GPR[base] + GPR[index]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
lsw ← ValueFPR(ft, UNINTERPRETED_WORD)
msw ← ValueFPR(ft+1, UNINTERPRETED_WORD)
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0<sup>2</sup>)
paddr ← paddr xor 2#100
```

Exceptions:

TLB Refill, TLB Invalid, TLB Modified, Coprocessor Unusable, Address Error, Reserved Instruction, Watch.

Sig	n-E	xtend Byte											SEB
	31		26	25	21	20	16	15	11	10	6	5	0
		SPECIAL3		0				1	SEB		BSHFL		
		011111		00000		n	rt		rd	10000		100000	
		6		5		5			5	5	•	6	,

Format: seb rd, rt

Purpose:

To sign-extend the least significant byte of GPR rt and store the value into GPR rd.

Description: rd ← SignExtend(rt_{7..0})

The least significant byte from GPR rt is sign-extended and stored in GPR rd.

Restrictions:

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

 $GPR[rd] \leftarrow sign_extend(GPR[rt]_{7..0})$

Exceptions:

Reserved Instruction

Programming Notes:

For symmetry with the SEB and SEH instructions, one would expect that there would be ZEB and ZEH instructions that zero-extend the source operand. Similarly, one would expect that the SEW and ZEW instructions would exist to sign- or zero-extend a word to a doubleword. These instructions do not exist because there are functionally-equivalent instructions already in the instruction set. The following table shows the instructions providing the equivalent functions.

Expected Instruction	Function	Equivalent Instruction			
ZEB rx,ry	Zero-Extend Byte	ANDI rx,ry,0xFF			
ZEH rx,ry	Zero-Extend Halfword	ANDI rx,ry,0xFFFF			

MIPS32 Release 2

U											~
31	,	26	25	21	20	16	15	11	10 6	5	0
	SPECIAL3		0			rt		rd	SEH	BSHF	TL
	011111		00000			rt	Iŭ		11000	10000	00
	6		5			5		5	5	6	

Format: seh rd, rt

MIPS32 Release 2

SEH

Purpose:

Sign-Extend Halfword

To sign-extend the least significant halfword of GPR rt and store the value into GPR rd.

Description: $rd \leftarrow SignExtend(rt_{15..0})$

The least significant halfword from GPR rt is sign-extended and stored in GPR rd.

Restrictions:

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

 $GPR[rd] \leftarrow sign_extend(GPR[rt]_{15..0})$

Exceptions:

Reserved Instruction

Programming Notes:

The SEH instruction can be used to convert two contiguous halfwords to sign-extended word values in three instructions. For example:

lw	t0,	0(al)	/*	Rea	ad	two c	ontiguous	halfwords */			
seh	t1,	t0	/*	t1	=	lower	halfword	sign-extended	to	word	*/
sra	t0,	t0, 16	/*	t0	=	upper	halfword	sign-extended	to	word	*/

Zero-extended halfwords can be created by changing the SEH and SRA instructions to ANDI and SRL instructions, respectively.

Sign-Extend Halfword, cont.

For symmetry with the SEB and SEH instructions, one would expect that there would be ZEB and ZEH instructions that zero-extend the source operand. Similarly, one would expect that the SEW and ZEW instructions would exist to sign- or zero-extend a word to a doubleword. These instructions do not exist because there are functionally-equivalent instructions already in the instruction set. The following table shows the instructions providing the equivalent functions.

Expected Instruction	Function	Equivalent Instruction			
ZEB rx,ry	Zero-Extend Byte	ANDI rx, ry, 0xFF			
ZEH rx,ry	Zero-Extend Halfword	ANDI rx,ry,0xFFFF			

Store Halfword

31	26	25 21	20 16	15 0
SH		hasa	t	officit
	101001	Dase	11	onset
	6	5	5	16

Format: SH rt, offset(base)

Purpose:

To store a halfword to memory

Description: memory[base+offset] ← rt

The least-significant 16-bit halfword of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>0</sub> ≠ 0 then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddr<sub>PSIZE-1..2</sub> || (pAddr1<sub>1..0</sub> xor (ReverseEndian || 0))
bytesel← vAddr1<sub>1..0</sub> xor (BigEndianCPU || 0)
dataword← GPR[rt]<sub>31-8*bytese1..0</sub> || 0<sup>8*bytese1</sup>
StoreMemory (CCA, HALFWORD, dataword, pAddr, vAddr, DATA)
```

Exceptions:

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

SH

MIPS32

Shift Word Left Logical

31	26	25 21	20 16	15 11	10 6	5 0
SPEC	CIAL	0	rt	rd	59	SLL
0000	000	00000	It	Id	Sa	000000
6		5	5	5	5	6

Format: SLL rd, rt, sa

MIPS32

SLL

Purpose:

To left-shift a word by a fixed number of bits

Description: rd \leftarrow rt << sa

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit-shift amount is specified by *sa*.

Restrictions:

None

Operation:

```
s \leftarrow sa
temp \leftarrow GPR[rt]_{(31-s)..0} || 0^{s}
GPR[rd] \leftarrow temp
```

Exceptions:

None

Programming Notes:

SLL r0, r0, 0, expressed as NOP, is the assembly idiom used to denote no operation.

SLL r0, r0, 1, expressed as SSNOP, is the assembly idiom used to denote no operation that causes an issue break on superscalar processors.

Shi	ift Word Left Log	ical Variable				SLLV	•
	31	26 25	21 20 16	15 11	10 6	5 0	
	SPECIAL			,	0	SLLV	
	000000	rs	rt	ra	00000	000100	
	6	5	5	5	5	6	
	Format: SL	LV rd, rt, rs				MIPS32	

Purpose: To left-shift a word by a variable number of bits

Description: $rd \leftarrow rt \ll rs$

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result word is placed in GPR *rd*. The bit-shift amount is specified by the low-order 5 bits of GPR *rs*.

Restrictions: None

Operation:

 $\begin{array}{rrrr} s & \leftarrow & \operatorname{GPR}[rs]_{4..0} \\ temp & \leftarrow & \operatorname{GPR}[rt]_{(31-s)..0} & | & | & \operatorname{0}^{s} \\ \operatorname{GPR}[rd] \leftarrow & temp \end{array}$

Exceptions: None

Programming Notes:

None

Set	on Less Than													SLT
	21	26	25	21	20	16	: 15		11	10	6	5		0
	SPECIAL	20	23	21	20	10			11	0	0	5	SLT	
	000000		rs		r	:		rd		00000			101010	
	6		5		5			5		5			6	
	Format: s	LT :	rd, rs, rt										MIP	S32

To record the result of a less-than comparison

Description: rd ← (rs < rt)

Compare the contents of GPR *rs* and GPR *rt* as signed integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt*, the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
if GPR[rs] < GPR[rt] then

GPR[rd] \leftarrow 0^{\text{GPRLEN-1}} || 1

else

GPR[rd] \leftarrow 0^{\text{GPRLEN}}

endif
```

Exceptions:

None

Set on Less Than Immediate

31	26	25 21	20 16	15 0
	SLTI	**	t	immediata
	001010	18	It	ininediate
	6	5	5	16

Format: SLTI rt, rs, immediate

Purpose:

To record the result of a less-than comparison with a constant

Description: rt ← (rs < immediate)

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate*, the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

I

I

Operation:

```
if GPR[rs] < sign_extend(immediate) then

GPR[rt] \leftarrow 0^{GPRLEN-1} | | 1

else

GPR[rt] \leftarrow 0^{GPRLEN}

endif
```

Exceptions:

None

SLTI

MIPS32

Set	on Less Than	Imn	nediate Unsigned	l		SLTIU
	31	26	25 21	20 16	15	0
	SLTIU		rs	rt	immediate	
	001011		13	it i	minediate	
	6		5	5	16	
	Format:	SLTI	U rt, rs, imme	diate		MIPS32

To record the result of an unsigned less-than comparison with a constant

Description: rt ← (rs < immediate)

Compare the contents of GPR *rs* and the sign-extended 16-bit *immediate* as unsigned integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate*, the result is 1 (true); otherwise, it is 0 (false).

Because the 16-bit *immediate* is sign-extended before comparison, the instruction can represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max_unsigned-32767, max_unsigned] end of the unsigned range.

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) < (0 || sign_extend(immediate)) then

GPR[rt] \leftarrow 0^{\text{GPRLEN-1}} || 1

else

GPR[rt] \leftarrow 0^{\text{GPRLEN}}

endif
```

Exceptions:

None

Set	on Less Than	Unsi	igned				SLT	U
	31	26	25 21	20 1	6 15	1 10 6	5 0	
	SPECIAL		rs	rt	rd	0	SLTU	
	6		5	5	5	5	6	
	Format: s	LTU	rd, rs, rt				MIPS32	

To record the result of an unsigned less-than comparison

Description: rd ← (rs < rt)

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt*, the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) < (0 || GPR[rt]) then

GPR[rd] \leftarrow 0^{\text{GPRLEN-1}} || 1

else

GPR[rd] \leftarrow 0^{\text{GPRLEN}}

endif
```

Exceptions:

None

Floating Point Square Root

SQRI.IM

31	26	25	21	20	16	15	11	10	(5	5		0
COP1		£	ma t	0			fa		fJ			SQRT	
010001		1.	IIIt	0000	0		18		Iŭ		(000100	
6			5	5			5		5			6	
Format:	SQRT SQRT	.S fd, .D fd,	fs fs									MIP: MIP:	S32 S32

Purpose:

To compute the square root of an FP value

Description: fd ← SQRT(fs)

The square root of the value in FPR *fs* is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operand and result are values in format *fmt*.

If the value in FPR fs corresponds to -0, the result is -0.

Restrictions:

If the value in FPR *fs* is less than 0, an Invalid Operation condition is raised.

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

Operation:

```
StoreFPR(fd, fmt, SquareRoot(ValueFPR(fs, fmt)))
```

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Invalid Operation, Inexact, Unimplemented Operation

5h1	tt Word Right Ari	thmetic								SRA
	31 26	25	21 20	16	15	11 10	6	5		0
	SPECIAL	0		at	nd				SRA	
	000000	00000		п	Iu		sa		000011	
	6	5		5	5		5		6	
	Format: SRA 1	rd, rt, sa							MI	2S32

To execute an arithmetic right-shift of a word by a fixed number of bits

Description: $rd \leftarrow rt >> sa$ (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit-shift amount is specified by *sa*.

Restrictions:

None

Operation:

```
s \leftarrow sa
temp \leftarrow (GPR[rt]_{31})^s || GPR[rt]_{31..s}
GPR[rd]\leftarrow temp
```

Exceptions: None

Shi	ift Word Right Ari	thmetic Variable				SRAV
	31 26 SPECIAL	25 21	20 16	15 11	10 6 0	5 0 SRAV
	000000	15			00000	000111
	6 Format: srav	J Vrd, rt, rs	5	5	5	6 MIPS32

To execute an arithmetic right-shift of a word by a variable number of bits

Description: rd ← rt >> rs (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit-shift amount is specified by the low-order 5 bits of GPR *rs*.

Restrictions:

None

Operation:

```
s \leftarrow GPR[rs]<sub>4..0</sub>
temp \leftarrow (GPR[rt]<sub>31</sub>)<sup>s</sup> || GPR[rt]<sub>31..s</sub>
GPR[rd] \leftarrow temp
```

Exceptions:

None

t Word Right	Logical							S
31	26 25	,	22 21	20 10	5 15	11 10	6 5	0
SPECIAL			R		1		SRL	
000000		0000	0	rt	rd	sa	000010	
6		1	1	5	5	5	6	

To execute a logical right-shift of a word by a fixed number of bits

Description: $rd \leftarrow rt >> sa$ (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit-shift amount is specified by *sa*.

Restrictions:

None

I

I

Operation:

s \leftarrow sa temp $\leftarrow 0^{s} || GPR[rt]_{31..s}$ GPR[rd] \leftarrow temp

Exceptions:

None

Shift V	Nord	Right	Logical	Variable	
---------	------	-------	---------	----------	--

31	26	25 21	20 16	15 11	10 7	6	5 0
SPEC	CIAL		et	ьd	0000	R	SRLV
000	000	18	п	ra	0000	0	000110
6	5	5	5	5	4	1	6
Forma	at: srlv	rd, rt, rs					MIPS32

SRLV

Purpose:

To execute a logical right-shift of a word by a variable number of bits

Description: $rd \leftarrow rt >> rs$ (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit-shift amount is specified by the low-order 5 bits of GPR *rs*.

Restrictions:

None

Operation:

Exceptions:

None

I

Superscalar No Operation

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL	0	0	0	1	SLL
	000000	00000	00000	00000	00001	000000
	6	5	5	5	5	6

Format: SSNOP

Purpose:

Break superscalar issue on a superscalar processor.

Description:

SSNOP is the assembly idiom used to denote superscalar no operation. The actual instruction is interpreted by the hardware as SLL r0, r0, 1.

This instruction alters the instruction issue behavior on a superscalar processor by forcing the SSNOP instruction to single-issue. The processor must then end the current instruction issue between the instruction previous to the SSNOP and the SSNOP. The SSNOP then issues alone in the next issue slot.

On a single-issue processor, this instruction is a NOP that takes an issue slot.

Restrictions:

None

Operation:

None

Exceptions:

None

Programming Notes:

SSNOP is intended for use primarily to allow the programmer control over CP0 hazards by converting instructions into cycles in a superscalar processor. For example, to insert at least two cycles between an MTC0 and an ERET, one would use the following sequence:

mtc0 x,y ssnop ssnop eret

Based on the normal issues rules of the processor, the MTC0 issues in cycle T. Because the SSNOP instructions must issue alone, they may issue no earlier than cycle T+1 and cycle T+2, respectively. Finally, the ERET issues no earlier than cycle T+3. Note that although the instruction after an SSNOP may issue no earlier than the cycle after the SSNOP is issued, that instruction may issue later. This is because other implementation-dependent issue rules may apply that prevent an issue in the next cycle. Processors should not introduce any unnecessary delay in issuing SSNOP instructions.

SSNOP

MIPS32

Su	btract Word													SUB
	31	26	25	21	20	16	15		11	10	6	5		0
	SPECIAL									0			SUB	
	000000	rs		rt		rd		00000			100010			
	6		5		5			5		5			6	
	Format: s	UB :	rd, rs, rt										MIF	PS32

To subtract 32-bit integers. If overflow occurs, then trap

Description: $rd \leftarrow rs - rt$

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* to produce a 32-bit result. If the subtraction results in 32-bit 2's complement arithmetic overflow, then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR *rd*.

Restrictions:

None

Operation:

```
\begin{array}{l} \mathsf{temp} \leftarrow (\texttt{GPR[rs]}_{31} | |\texttt{GPR[rs]}_{31..0}) - (\texttt{GPR[rt]}_{31} | |\texttt{GPR[rt]}_{31..0}) \\ \texttt{if } \texttt{temp}_{32} \neq \texttt{temp}_{31} \texttt{ then} \\ \texttt{SignalException(IntegerOverflow)} \\ \texttt{else} \\ \texttt{GPR[rd]} \leftarrow \texttt{temp}_{31..0} \\ \texttt{endif} \end{array}
```

Exceptions:

Integer Overflow

Programming Notes:

SUBU performs the same arithmetic operation but does not trap on overflow.

Floating Point Subtract

31	26	25 21	20 16	15 11	10 6	5 0
COP1		fmt	ft	fe	fd	SUB
010001		IIIIt	It	18	Id	000001
6		5	5	5	5	6
Format:	SUB. SUB. SUB.	S fd, fs, ft D fd, fs, ft PS fd, fs, ft				MIPS32 MIPS32 MIPS64 MIPS32 Release 2

Purpose:

To subtract FP values

Description: fd \leftarrow fs - ft

The value in FPR *ft* is subtracted from the value in FPR *fs*. The result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operands and result are values in format *fmt*. SUB.PS subtracts the upper and lower halves of FPR *fs* and FPR *ft* independently, and ORs together any generated exceptional conditions.

Restrictions:

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*. If they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of SUB.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) -_{fmt} ValueFPR(ft, fmt))

CPU Exceptions:

Coprocessor Unusable, Reserved Instruction

FPU Exceptions:

Inexact, Overflow, Underflow, Invalid Op, Unimplemented Op

SUB.fmt

Subtract Unsigned Word

31	26	25 21	20 16	15 11	10 6	5 0
SPECIAL					0	SUBU
000000		rs	rt	ra	00000	100011
6		5	5	5	5	6

SUBU

MIPS32

Format: SUBU rd, rs, rt

Purpose:

To subtract 32-bit integers

Description: $rd \leftarrow rs - rt$

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* and the 32-bit arithmetic result is and placed into GPR *rd*.

No integer overflow exception occurs under any circumstances.

Restrictions:

None

Operation:

temp \leftarrow GPR[rs] - GPR[rt] GPR[rd] \leftarrow temp

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

Sto	re Doubleword Ir	ndexed Unaligned	l from Floating I	Point		SUXC1	
	31 20	5 25 21	20 16	15 11	10 6	5 0	
	COP1X			C	0	SUXC1	
	010011	base	index	IS	00000	001101	
ľ	6	5	5	5	5	6	
	Format: sux	Cl fs, index(ba	se)			MIPS64 MIPS32 Release 2	

To store a doubleword from an FPR to memory (GPR+GPR addressing) ignoring alignment

Description: memory[(base+index)_{PSIZE-1..3}] ← fs

The contents of the 64-bit doubleword in FPR *fs* is stored at the memory location specified by the effective address. The contents of GPR *index* and GPR *base* are added to form the effective address. The effective address is double-word-aligned; EffectiveAddress_{2.0} are ignored.

Restrictions:

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

Operation:

Exceptions:

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Watch



To store a word to memory

Description: memory[base+offset] ← rt

The least-significant 32-bit word of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA)← AddressTranslation (vAddr, DATA, STORE)
dataword← GPR[rt]
StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
```

Exceptions:

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

Store Word from Floating Point

31	26	25 21	20 16	15 0
	SWC1	hasa	ft	offect
	111001	base	11	onset
	6	5	5	16

Format: SWC1 ft, offset(base)

Purpose:

To store a word from an FPR to memory

Description: memory[base+offset] ← ft

The low 32-bit word from FPR *ft* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
dataword ← ValueFPR(ft, UNINTERPRETED_WORD)
StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
```

Exceptions:

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

SWC1

MIPS32

Store Word from Coprocessor 2

31	26	25 21	20 16	15 0
	SWC2	haaa	t	offect
	111010	base	π	onset
	6	5	5	16

Format: SWC2 rt, offset(base)

MIPS32

SWC2

Purpose:

To store a word from a COP2 register to memory

Description: memory[base+offset] ← rt

The low 32-bit word from COP2 (Coprocessor 2) register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
dataword ← CPR[2,rt,0]
StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
```

Exceptions:

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch



To store the most-significant part of a word to an unaligned memory address

Description: memory[base+offset] ← rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary.

A part of *W*, the most-significant 1 to 4 bytes, is in the aligned word containing *EffAddr*. The same number of the most-significant (left) bytes from the word in GPR *rt* are stored into these bytes of *W*.

The following figure illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, 2 bytes, is located in the aligned word containing the most-significant byte at 2. First, SWL stores the most-significant 2 bytes of the low word from the source register into these 2 bytes in memory. Next, the complementary SWR stores the remainder of the unaligned word.





The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address (vAddr1..0)—and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte ordering.

Store Word Left (cont.)



Figure 3-10 Bytes Stored by an SWL Instruction

Restrictions:

None

Operation:

Exceptions:

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch



To store the least-significant part of a word to an unaligned memory address

Description: memory[base+offset] ← rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary.

A part of *W*, the least-significant 1 to 4 bytes, is in the aligned word containing *EffAddr*. The same number of the least-significant (right) bytes from the word in GPR *rt* are stored into these bytes of *W*.

The following figure illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W, 2 bytes, is contained in the aligned word containing the least-significant byte at 5. First, SWR stores the least-significant 2 bytes of the low word from the source register into these 2 bytes in memory. Next, the complementary SWL stores the remainder of the unaligned word.

Figure 3-11 Unaligned Word Store Using SWR and SWL



Store Word Right (cont.)

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address (vAddr1..0)—and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte-ordering.



Figure 3-12 Bytes Stored by SWR Instruction

Restrictions:

None

Operation:

```
vAddr \leftarrow sign_extend(offset) + GPR[base]
(pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, STORE)
pAddr \leftarrow pAddr<sub>PSIZE-1..2</sub> || (pAddr<sub>1..0</sub> xor ReverseEndian<sup>2</sup>)
If BigEndianMem = 0 then
    pAddr \leftarrow pAddr<sub>PSIZE-1..2</sub> || 0<sup>2</sup>
endif
byte \leftarrow vAddr<sub>1..0</sub> xor BigEndianCPU<sup>2</sup>
dataword \leftarrow GPR[rt]<sub>31-8*byte</sub> || 0<sup>8*byte</sup>
StoreMemory(CCA, WORD-byte, dataword, pAddr, vAddr, DATA)
```

Exceptions:

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch

e Word Ind	exed fr	om Floating I	Point						SWXC
31	26	25	21 20	16 15		11 10	6	5	0
COP1X	K	1	· ,		C	()	SWXC	1
010011	l	base	index	ex	IS	000	000	001000)
6		5	5	I	5		5	6	

To store a word from an FPR to memory (GPR+GPR addressing)

Description: memory[base+index] ← fs

The low 32-bit word from FPR *fs* is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

Restrictions:

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word-aligned).

Operation:

```
vAddr ← GPR[base] + GPR[index]
if vAddr<sub>1..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
dataword ← ValueFPR(ft, UNINTERPRETED_WORD)
StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
```

Exceptions:

TLB Refill, TLB Invalid, TLB Modified, Address Error, Reserved Instruction, Coprocessor Unusable, Watch

Synchronize Shared Memory

31 26	25 21 20	16 15	11 10	65	0
SPECIAL		0	stupo		SYNC
000000	00 0000 (0 0000 0000 0	stype		001111
6		5		6	

SYNC

MIPS32

Format: SYNC (stype = 0 implied)

Purpose:

To order loads and stores.

Description:

Simple Description:

- SYNC affects only *uncached* and *cached coherent* loads and stores. The loads and stores that occur before the SYNC must be completed before the loads and stores after the SYNC are allowed to start.
- Loads are completed when the destination register is written. Stores are completed when the stored value is visible to every other processor in the system.
- SYNC is required, potentially in conjunction with SSNOP, to guarantee that memory reference results are visible across operating mode changes. For example, a SYNC is required on some implementations on entry to and exit from Debug Mode to guarantee that memory affects are handled correctly.

Detailed Description:

- When the *stype* field has a value of zero, every synchronizable load and store that occurs in the instruction stream before the SYNC instruction must be globally performed before any synchronizable load or store that occurs after the SYNC can be performed, with respect to any other processor or coherent I/O module.
- SYNC does not guarantee the order in which instruction fetches are performed. The *stype* values 1-31 are reserved for future extensions to the architecture. A value of zero will always be defined such that it performs all defined synchronization operations. Non-zero values may be defined to remove some synchronization operations. As such, software should never use a non-zero value of the *stype* field, as this may inadvertently cause future failures if non-zero values remove synchronization operations.
Synchronize Shared Memory (cont.)

Terms:

Synchronizable: A load or store instruction is *synchronizable* if the load or store occurs to a physical location in shared memory using a virtual location with a memory access type of either *uncached* or *cached coherent*. *Shared memory* is memory that can be accessed by more than one processor or by a coherent I/O system module.

Performed load: A load instruction is *performed* when the value returned by the load has been determined. The result of a load on processor A has been *determined* with respect to processor or coherent I/O module B when a subsequent store to the location by B cannot affect the value returned by the load. The store by B must use the same memory access type as the load.

Performed store: A store instruction is *performed* when the store is observable. A store on processor A is *observable* with respect to processor or coherent I/O module B when a subsequent load of the location by B returns the value written by the store. The load by B must use the same memory access type as the store.

Globally performed load: A load instruction is *globally performed* when it is performed with respect to all processors and coherent I/O modules capable of storing to the location.

Globally performed store: A store instruction is *globally performed* when it is globally observable. It is *globally observable* when it is observable by all processors and I/O modules capable of loading from the location.

Coherent I/O module: A *coherent I/O module* is an Input/Output system component that performs coherent Direct Memory Access (DMA). It reads and writes memory independently as though it were a processor doing loads and stores to locations with a memory access type of *cached coherent*.

Synchronize Shared Memory (cont.)

Restrictions:

The effect of SYNC on the global order of loads and stores for memory access types other than *uncached* and *cached coherent* is **UNPREDICTABLE**.

Operation:

SyncOperation(stype)

Exceptions:

None

Programming Notes:

A processor executing load and store instructions observes the order in which loads and stores using the same memory access type occur in the instruction stream; this is known as *program order*.

A *parallel program* has multiple instruction streams that can execute simultaneously on different processors. In multiprocessor (MP) systems, the order in which the effects of loads and stores are observed by other processors—the *global order* of the loads and store—determines the actions necessary to reliably share data in parallel programs.

When all processors observe the effects of loads and stores in program order, the system is *strongly ordered*. On such systems, parallel programs can reliably share data without explicit actions in the programs. For such a system, SYNC has the same effect as a NOP. Executing SYNC on such a system is not necessary, but neither is it an error.

If a multiprocessor system is not strongly ordered, the effects of load and store instructions executed by one processor may be observed out of program order by other processors. On such systems, parallel programs must take explicit actions to reliably share data. At critical points in the program, the effects of loads and stores from an instruction stream must occur in the same order for all processors. SYNC separates the loads and stores executed on the processor into two groups, and the effect of all loads and stores in one group is seen by all processors before the effect of any load or store in the subsequent group. In effect, SYNC causes the system to be strongly ordered for the executing processor at the instant that the SYNC is executed.

Many MIPS-based multiprocessor systems are strongly ordered or have a mode in which they operate as strongly ordered for at least one memory access type. The MIPS architecture also permits implementation of MP systems that are not strongly ordered; SYNC enables the reliable use of shared memory on such systems. A parallel program that does not use SYNC generally does not operate on a system that is not strongly ordered. However, a program that does use SYNC works on both types of systems. (System-specific documentation describes the actions needed to reliably share data in parallel programs for that system.)

The behavior of a load or store using one memory access type is **UNPREDICTABLE** if a load or store was previously made to the same physical location using a different memory access type. The presence of a SYNC between the references does not alter this behavior.

Synchronize Shared Memory (cont.)

SYNC affects the order in which the effects of load and store instructions appear to all processors; it does not generally affect the physical memory-system ordering or synchronization issues that arise in system programming. The effect of SYNC on implementation-specific aspects of the cached memory system, such as writeback buffers, is not defined. The effect of SYNC on reads or writes to memory caused by privileged implementation-specific instructions, such as CACHE, also is not defined.

```
# Processor A (writer)
# Conditions at entry:
# The value 0 has been stored in FLAG and that value is observable by B
SW
      R1, DATA
                       # change shared DATA value
LΙ
      R2, 1
SYNC
                       # Perform DATA store before performing FLAG store
SW
      R2, FLAG
                       # say that the shared DATA value is valid
   # Processor B (reader)
      LI
             R2, 1
   1: LW
             R1, FLAG # Get FLAG
      BNE
             R2, R1, 1B# if it says that DATA is not valid, poll again
      NOP
      SYNC
                       # FLAG value checked before doing DATA read
             R1, DATA # Read (valid) shared DATA value
      ЪW
```

Prefetch operations have no effect detectable by User-mode programs, so ordering the effects of prefetch operations is not meaningful.

The code fragments above shows how SYNC can be used to coordinate the use of shared data between separate writer and reader instruction streams in a multiprocessor environment. The FLAG location is used by the instruction streams to determine whether the shared data item DATA is valid. The SYNC executed by processor A forces the store of DATA to be performed globally before the store to FLAG is performed. The SYNC executed by processor B ensures that DATA is not read until after the FLAG value indicates that the shared data is valid.



Format: SYNCI offset(base)

MIPS32 Release 2

Purpose:

To synchronize all caches to make instruction writes effective.

Description:

This instruction is used after a new instruction stream is written to make the new instructions effective relative to an instruction fetch, when used in conjunction with the SYNC and JALR.HB, JR.HB, or ERET instructions, as described below. Unlike the CACHE instruction, the SYNCI instruction is available in all operating modes in an implementation of Release 2 of the architecture.

The 16-bit offset is sign-extended and added to the contents of the base register to form an effective address. The effective address is used to address the cache line in all caches which may need to be synchronized with the write of the new instructions. The operation occurs only on the cache line which may contain the effective address. One SYNCI instruction is required for every cache line that was written. See the Programming Notes below.

A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur as a byproduct of this instruction. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of TLBS.

A Cache Error exception may occur as a byproduct of this instruction. For example, if a writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Similarly, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error.

An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of the kernel address space which would normally result in such an exception. It is implementation dependent whether such an exception does occur.

It is implementation dependent whether a data watch is triggered by a SYNCI instruction whose address matches the Watch register address match conditions.

Restrictions:

The operation of the processor is **UNPREDICTABLE** if the effective address references any instruction cache line that contains instructions to be executed between the SYNCI and the subsequent JALR.HB, JR.HB, or ERET instruction required to clear the instruction hazard.

The SYNCI instruction has no effect on cache lines that were prevsiously locked with the CACHE instruction. If correct software operation depends on the state of a locked line, the CACHE instruction must be used to synchronize the caches.

The SYNCI instruction acts only on the current processor. It doesn't not affect the caches on other processors in a multi-processor system, except as required to perform the operation on the current processor (as might be the case if multiple processors share an L2 or L3 cache).

Synchronize Caches to Make Instruction Writes Effective, cont.

Operation:

Exceptions:

Reserved Instruction Exception (Release 1 implementations only) TLB Refill Exception TLB Invalid Exception Address Error Exception Cache Error Exception Bus Error Exception

Synchronize Caches to Make Instruction Writes Effective, cont.

SYNCI

Programming Notes:

When the instruction stream is written, the SYNCI instruction should be used in conjunction with other instructions to make the newly-written instructions effective. The following example shows a routine which can be called after the new instruction stream is written to make those changes effective. Note that the SYNCI instruction could be replaced with the corresponding sequence of CACHE instructions (when access to Coprocessor 0 is available), and that the JR.HB instruction could be replaced with JALR.HB, ERET, or DERET instructions, as appropriate.

```
* This routine makes changes to the instruction stream effective to the
* hardware. It should be called after the instruction stream is written.
 * On return, the new instructions are effective.
* Inputs:
*
      a0 = Start address of new instruction stream
*
      al = Size, in bytes, of new instruction stream
* /
                             /* Calculate end address + 1 */
   addu
         al, a0, al
   rdhwr v0, HW SYNCI Step /* Get step size for SYNCI from new */
                             /* Release 2 instruction */
                             /* If no caches require synchronization, */
   beq
         v0, zero, 20f
                             /*
                                 branch around */
   nop
10:synci 0(a0)
                             /* Synchronize all caches around address */
         v1, a0, a1
v1, zero, 10b
                             /* Compare current with end address */
   sltu
   bne
                             /* Branch if more to do */
   addu
         a0, a0, v0
                             /* Add step size in delay slot */
                             /* Clear memory hazards */
   sync
20:jr.hb ra
                             /* Return, clearing instruction hazards */
   nop
```

System Call

MIPS32

31	26 25 6	5		0
SPECIAL	code		SYSCALL	
000000	code		001100	
6	20		6	

Format: SYSCALL

Purpose:

To cause a System Call exception

Description:

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

The *code* field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Restrictions:

None

Operation:

SignalException(SystemCall)

Exceptions:

System Call

Tra	p if Equal								TEQ
	31	26	25	21 20	16	15	6	5	0
	SPECIAL					abaa		TEQ	
	000000		rs	n		code		110100	
	6		5	5		10		6	
Format: TEQ rs, rt MIPS									4IPS32

Purpose:

To compare GPRs and do a conditional trap

Description: if rs = rt then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is equal to GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

```
if GPR[rs] = GPR[rt] then
   SignalException(Trap)
endif
```

Exceptions:

Trap

Trap if Equal Immediate

31	26	25 21	20 16	15 0
	REGIMM		TEQI	immediate
	000001	rs	01100	immediate
	6	5	5	16

Format: TEQI rs, immediate

Purpose:

To compare a GPR to a constant and do a conditional trap

Description: if rs = immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is equal to *immediate*, then take a Trap exception.

Restrictions:

None

Operation:

```
if GPR[rs] = sign_extend(immediate) then
    SignalException(Trap)
endif
```

Exceptions:

Trap

D

 $\mathsf{MIPS32^{\intercal M}}\ \mathsf{Architecture}\ \mathsf{For}\ \mathsf{Programmers}\ \mathsf{Volume}\ \mathsf{II},\ \mathsf{Revision}\ 2.00$

TEQI

MIPS32

Trap if Greater or Equal

31 26	25 21	20 16	15 6	5 0
SPECIAL	rs	rt	code	TGE
000000	15	It	code	110000
6	5	5	10	6

Format: TGE rs, rt

MIPS32

TGE

Purpose:

To compare GPRs and do a conditional trap

Description: if $rs \ge rt$ then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is greater than or equal to GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

```
if GPR[rs] ≥ GPR[rt] then
   SignalException(Trap)
endif
```

Exceptions:

Trap

Trap if Greater or Equal Immediate

31 2	6 25 21	20 16	15 0
REGIMM		TGEI	in the state
000001	rs	01000	immediate
6	5	5	16

Format: TGEI rs, immediate

Purpose:

To compare a GPR to a constant and do a conditional trap

Description: if rs \geq immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is greater than or equal to *immediate*, then take a Trap exception.

Restrictions:

None

Operation:

```
if GPR[rs] ≥ sign_extend(immediate) then
    SignalException(Trap)
endif
```

Exceptions:

Trap

MIPS32

Tra	rap if Greater or Equal Immediate Unsigned							
	31	26	25	21	20	16 15		0
	REGIMM				TGEIU		· · · · · ·	
	000001		r	S	01001		immediate	
	6		4	5	5		16	
	Format:	TGEJ	IU rs, i	mmediat	e			MIPS32

Purpose:

To compare a GPR to a constant and do a conditional trap

Description: if rs \geq immediate then Trap

Compare the contents of GPR *rs* and the 16-bit sign-extended *immediate* as unsigned integers; if GPR *rs* is greater than or equal to *immediate*, then take a Trap exception.

Because the 16-bit *immediate* is sign-extended before comparison, the instruction can represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max_unsigned-32767, max_unsigned] end of the unsigned range.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) ≥ (0 || sign_extend(immediate)) then
    SignalException(Trap)
endif
```

Exceptions:

Trap

Trap if Greater or Equal Unsigned

31	26	25 21	20 16	15 6	5 0
	SPECIAL	rs	rt	code	TGEU
	000000	15	it i	code	110001
	6	5	5	10	6

Format: TGEU rs, rt

Purpose:

To compare GPRs and do a conditional trap

Description: if $rs \ge rt$ then Trap

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers; if GPR *rs* is greater than or equal to GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) ≥ (0 || GPR[rt]) then
   SignalException(Trap)
endif
```

Exceptions:

Trap

TGEU

MIPS32

Probe TLB for Matching Entry

31 26	25	24 6	5	0
COP0	CO	0	Т	ГLBP
010000	1	000 0000 0000 0000 0000	0	01000
6	1	19		6

Format: TLBP

Purpose:

To find a matching entry in the TLB.

Description:

The *Index* register is loaded with the address of the TLB entry whose contents match the contents of the *EntryHi* register. If no TLB entry matches, the high-order bit of the *Index* register is set. In Release 1 of the Architecture, it is implementation dependent whether multiple TLB matches are detected on a TLBP. However, implementations are strongly encouraged to report multiple TLB matches only on a TLB write. In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLBP.

Restrictions:

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Operation:

Exceptions:

Coprocessor Unusable

Machine Check

MIPS32

R	ead Indexed TI		TLBR			
	31	26 25	24	6	5	0
	COP0	CO	0		TLBR	
	010000	1	000 0000 0000 0000 0000		000001	
	6	1	19		6	
	Format: TI	BR			MI	IPS32

Purpose:

To read an entry from the TLB.

Description:

The *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers are loaded with the contents of the TLB entry pointed to by the Index register. In Release 1 of the Architecture, it is implementation dependent whether multiple TLB matches are detected on a TLBR. However, implementations are strongly encouraged to report multiple TLB matches only on a TLB write. In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write. Note that the value written to the *EntryHi*, *EntryLo0*, and *EntryLo1* registers may be different from that originally written to the TLB via these registers in that:

- The value returned in the VPN2 field of the *EntryHi* register may havethose bits set to zero corresponding to the one bits in the Mask field of the TLB entry (the least significant bit of VPN2 corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed after a TLB entry is written and then read.
- The value returned in the PFN field of the *EntryLo0* and *EntryLo1* registers may havethose bits set to zero corresponding to the one bits in the Mask field of the TLB entry (the least significant bit of PFN corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed after a TLB entry is written and then read.
- The value returned in the G bit in both the *EntryLo0* and *EntryLo1* registers comes from the single G bit in the TLB entry. Recall that this bit was set from the logical AND of the two G bits in *EntryLo0* and *EntryLo1* when the TLB was written.

Restrictions:

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Read Indexed TLB Entry

TLBR

Operation:

```
\begin{split} \label{eq:interm} & i \leftarrow Index \\ \text{if } i > (TLBEntries - 1) \text{ then} \\ & \textbf{UNDEFINED} \\ \text{endif} \\ & \text{PageMask}_{Mask} \leftarrow TLB[i]_{Mask} \\ & \text{EntryHi} \leftarrow \\ & (TLB[i]_{VPN2} \text{ and not } TLB[i]_{Mask}) ~ || ~ \# \text{ Masking implementation dependent} \\ & 0^5 ~ || ~ TLB[i]_{ASID} \\ & \text{EntryLol} \leftarrow 0^2 ~ || \\ & (TLB[i]_{PFN1} \text{ and not } TLB[i]_{Mask}) ~ || ~ \# \text{ Masking mplementation dependent} \\ & TLB[i]_{C1} ~ || ~ TLB[i]_{D1} ~ || ~ TLB[i]_{V1} ~ || ~ TLB[i]_{G} \\ & \text{EntryLo0} \leftarrow 0^2 ~ || \\ & (TLB[i]_{PFN0} \text{ and not } TLB[i]_{Mask}) ~ || ~ \# \text{ Masking mplementation dependent} \\ & TLB[i]_{C0} ~ || ~ TLB[i]_{D0} ~ || ~ TLB[i]_{V0} ~ || ~ TLB[i]_{G} \\ \end{split}
```

Exceptions:

Coprocessor Unusable

Machine Check

I

Write Indexed TLB Entry

31	26 25	24 6	5	0
COP0	CO	0	TLBWI	
010000	1	000 0000 0000 0000 0000	000010	
6	1	19	6	

Format: TLBWI

Purpose:

To write a TLB entry indexed by the Index register.

Description:

The TLB entry pointed to by the Index register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. It is implementation dependent whether multiple TLB matches are detected on a TLBWI. In such an instance, a Machine Check Exception is signaled. In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

- The value written to the VPN2 field of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of the *PageMask* register (the least significant bit of VPN2 corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The value written to the PFN0 and PFN1 fields of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of *PageMask* register (the least significant bit of PFN corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

Restrictions:

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

TLBWI

MIPS32

Write Indexed TLB Entry

TLBWI

Operation:

```
\begin{split} & i \leftarrow \text{Index} \\ & \text{TLB[i]}_{Mask} \leftarrow \text{PageMask}_{Mask} \\ & \text{TLB[i]}_{VPN2} \leftarrow \text{EntryHi}_{VPN2} \text{ and not PageMask}_{Mask} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{ASID} \leftarrow \text{EntryHol}_{G} \text{ and EntryLo0}_{G} \\ & \text{TLB[i]}_{C1} \leftarrow \text{EntryLo1}_{C} \text{ and not PageMask}_{Mask} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{C1} \leftarrow \text{EntryLo1}_{C} \\ & \text{TLB[i]}_{D1} \leftarrow \text{EntryLo1}_{D} \\ & \text{TLB[i]}_{V1} \leftarrow \text{EntryLo1}_{V} \\ & \text{TLB[i]}_{PFN0} \leftarrow \text{EntryLo0}_{PFN} \text{ and not PageMask}_{Mask} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{D1} \leftarrow \text{EntryLo1}_{V} \\ & \text{TLB[i]}_{PFN0} \leftarrow \text{EntryLo0}_{PFN} \text{ and not PageMask}_{Mask} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{D1} \leftarrow \text{EntryLo0}_{V} \\ & \text{TLB[i]}_{D0} \leftarrow \text{EntryLo0}_{C} \\ & \text{TLB[i]}_{D0} \leftarrow \text{EntryLo0}_{V} \\ & \text{TLB[i]}_{V0} \leftarrow \text{EntryLo0}_{V} \\ \end{array}
```

Exceptions:

Coprocessor Unusable

Machine Check



Format: TLBWR

Purpose:

To write a TLB entry indexed by the Random register.

Description:

The TLB entry pointed to by the *Random* register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and PageMask registers. It is implementation dependent whether multiple TLB matches are detected on a TLBWR. In such an instance, a Machine Check Exception is signaled. In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write. The information written to the TLB entry may be different from that in the EntryHi, EntryLo0, and EntryLo1 registers, in that:

- The value written to the VPN2 field of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of the PageMask register (the least significant bit of VPN2 corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The value written to the PFN0 and PFN1 fields of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of *PageMask* register (the least significant bit of PFN corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

Restrictions:

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Write Random TLB Entry

TLBWR

Operation:

```
\begin{split} & i \leftarrow \text{Random} \\ & \text{TLB[i]}_{Mask} \leftarrow \text{PageMask}_{Mask} \\ & \text{TLB[i]}_{VPN2} \leftarrow \text{EntryHi}_{VPN2} \text{ and not PageMask}_{Mask} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{ASID} \leftarrow \text{EntryHol}_{G} \text{ and EntryLo0}_{G} \\ & \text{TLB[i]}_{C1} \leftarrow \text{EntryLo1}_{PFN} \text{ and not PageMask}_{Mask} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{C1} \leftarrow \text{EntryLo1}_{C} \\ & \text{TLB[i]}_{D1} \leftarrow \text{EntryLo1}_{D} \\ & \text{TLB[i]}_{V1} \leftarrow \text{EntryLo1}_{V} \\ & \text{TLB[i]}_{PFN0} \leftarrow \text{EntryLo0}_{PFN} \text{ and not PageMask}_{Mask} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{D1} \leftarrow \text{EntryLo1}_{V} \\ & \text{TLB[i]}_{PFN0} \leftarrow \text{EntryLo0}_{PFN} \text{ and not PageMask}_{Mask} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{O0} \leftarrow \text{EntryLo0}_{V} \\ & \text{TLB[i]}_{D0} \leftarrow \text{EntryLo0}_{V} \\ & \text{TLB[i]}_{V0} \leftarrow \text{EntryLo0}_{V} \\ \end{array}
```

Exceptions:

I

Coprocessor Unusable

Machine Check

Trap if Less Than

31	20	5 25	21	20 16	15 6	5	0
	SPECIAL			t	1-	TLT	
	000000	18		11	code	110010	
	6	5		5	10	6	
	Format: TLT	rs, rt				MIP	S32

Purpose:

To compare GPRs and do a conditional trap

Description: if rs < rt then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is less than GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

```
if GPR[rs] < GPR[rt] then
    SignalException(Trap)
endif</pre>
```

Exceptions:

Trap

TLT

Trap if Less Than Immediate

31	26	25 21	20 16	15 0
	REGIMM		TLTI	
	000001	rs	01010	immediate
	6	5	5	16

Format: TLTI rs, immediate

Purpose:

To compare a GPR to a constant and do a conditional trap

Description: if rs < immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is less than *immediate*, then take a Trap exception.

Restrictions:

None

Operation:

```
if GPR[rs] < sign_extend(immediate) then
   SignalException(Trap)
endif</pre>
```

Exceptions:

Trap

TLTI

MIPS32

Trap if Less Than Immediate Unsigned



Format: TLTIU rs, immediate

Purpose:

To compare a GPR to a constant and do a conditional trap

Description: if rs < immediate then Trap

Compare the contents of GPR rs and the 16-bit sign-extended immediate as unsigned integers; if GPR rs is less than *immediate*, then take a Trap exception.

Because the 16-bit immediate is sign-extended before comparison, the instruction can represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max_unsigned-32767, max_unsigned] end of the unsigned range.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) < (0 || sign_extend(immediate)) then
   SignalException(Trap)
endif
```

Exceptions:

Trap

TLTIU

Trap if Less Than Unsigned

31 26	25 21	20 16	15 6	5 0
SPECIAL	rs	rt	code	TLTU
000000	18	It	code	110011
6	5	5	10	6

Format: TLTU rs, rt

MIPS32

TLTU

Purpose:

To compare GPRs and do a conditional trap

Description: if rs < rt then Trap

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers; if GPR *rs* is less than GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

```
if (0 || GPR[rs]) < (0 || GPR[rt]) then
   SignalException(Trap)
endif</pre>
```

Exceptions:

Trap

Trap if Not Equal

31 20	5 25 21	20 16	15 6	5 0
SPECIAL	re	rt	code	TNE
000000	15	It	coue	110110
6	5	5	10	6

Format: TNE rs, rt

MIPS32

TNE

Purpose:

To compare GPRs and do a conditional trap

Description: if rs ≠ rt then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is not equal to GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

Restrictions:

None

Operation:

```
if GPR[rs] ≠ GPR[rt] then
    SignalException(Trap)
endif
```

Exceptions:

Trap

Trap if Not Equal Immediate

31	26 25 21	20 16	15 0
REGIMM		TNEI	in market
000001	IS	01110	immediate
6	5	5	16

Format: TNEI rs, immediate

Purpose:

To compare a GPR to a constant and do a conditional trap

Description: if rs \neq immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is not equal to *immediate*, then take a Trap exception.

Restrictions:

None

Operation:

```
if GPR[rs] ≠ sign_extend(immediate) then
    SignalException(Trap)
endif
```

Exceptions:

Trap

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

TNEI

MIPS32

Floating Point Truncate to Long Fixed Point

TRUNC.L.fmt

31	26	25	21	20	16 15	11	10 6	5	0
COP1			S4	0		£_	6.1	TRUN	NC.L
010001		1	mt	00000		18	Id	0010	001
6			5	5		5	5	6	5
Format:	TRUN TRUN	C.L.S :	fd, fs fd, fs					MIPS32 MIPS32	MIPS64 Release 2 MIPS64 Release 2

Purpose:

To convert an FP value to 64-bit fixed point, rounding toward zero

Description: fd ← convert_and_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 64-bit long fixed point format and rounded toward zero (rounding mode 1). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{63} to 2^{63} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{63} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Floating Point Truncate to Long Fixed Point (cont.)

TRUNC.L.fmt

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Unimplemented Operation, Invalid Operation, Overflow, Inexact

Floating Point Truncate to Word Fixed Point

TRUNC.W.fmt

31	26	25	21	20	16	15	11	10	6	5		0
COP1		fmt		0		fs		fd	61		TRUNC.W	
010001				00000				Iu			001101	
6			5	5		5		5			6	
Format:	TRUN TRUN	C.W.S C.W.D	fd, fs fd, fs								MIPS MIPS	532 532

Purpose:

To convert an FP value to 32-bit fixed point, rounding toward zero

Description: fd ← convert_and_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format using rounding toward zero (rounding mode 1). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2^{31} to 2^{31} -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result, 2^{31} -1, is written to *fd*.

Restrictions:

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

Operation:

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

Floating Point Truncate to Word Fixed Point (cont.)

Exceptions:

Coprocessor Unusable, Reserved Instruction

Floating Point Exceptions:

Inexact, Invalid Operation, Overflow, Unimplemented Operation

Enter Standby Mode

		_
XX/A	1'	r
VVA		L
VV/		L

MIPS32

31	26 25	24 6	5	0
COP0	CO	Implementation Dependent Code	WAIT	
010000	1	Implementation-Dependent Code	100000	
6	1	19	6	

Format: WAIT

Purpose:

Wait for Event

Description:

The WAIT instruction performs an implementation-dependent operation, usually involving a lower power mode. Software may use bits 24:6 of the instruction to communicate additional information to the processor, and the processor may use this information as control for the lower power mode. A value of zero for bits 24:6 is the default and must be valid in all implementations.

The WAIT instruction is typically implemented by stalling the pipeline at the completion of the instruction and entering a lower power mode. The pipeline is restarted when an external event, such as an interrupt or external request occurs, and execution continues with the instruction following the WAIT instruction. It is implementation-dependent whether the pipeline restarts when a non-enabled interrupt is requested. In this case, software must poll for the cause of the restart. The assertion of any reset or NMI must restart the pipeline and the corresponding exception must be taken.

If the pipeline restarts as the result of an enabled interrupt, that interrupt is taken between the WAIT instruction and the following instruction (EPC for the interrupt points at the instruction following the WAIT instruction).

Restrictions:

The operation of the processor is **UNDEFINED** if a WAIT instruction is placed in the delay slot of a branch or a jump.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Enter Standby Mode (cont.)

Operation:

I: Enter implementation dependent lower power mode
I+1:/* Potential interrupt taken here */

Exceptions:

Coprocessor Unusable Exception

Write to GPR in Previous Shadow Set W											
31	26	25	21	20 16	15	11	10	0			
COP0 0100 00		WRPGPR 01 110		rt	rd			0 000 0000 0000			
6		5		5	5			11			
Format:	WRPO	GPR rd, rt						MIPS32 Release 2			

Purpose:

To move the contents of a current GPR to a GPR in the previous shadow set.

Description: SGPR[SRSCtl_{PSS}, rd] \leftarrow rt

The contents of the current GPR rt is moved to the shadow GPR register specified by SRSCtl_{PSS} (signifying the previous shadow set number) and rd (specifying the register number within that set).

Restrictions:

In implementations prior to Release 2 of the Architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

 $SGPR[SRSCtl_{PSS}, rd] \leftarrow GPR[rt]$

Exceptions:

Coprocessor Unusable

Reserved Instruction

Wo	ord Swap Bytes	Wit	hin Ha	lfwords	5											,	WSBH
	31	26	25		21	20		16	15		11	10		6	5		0
	SPECIAL3			0						nd			WSBH			BSHFL	
	011111		0	00000			n			Iŭ			00010			100000	
	6			5			5			5			5			6	

Format: wsbh rd, rt

Purpose:

To swap the bytes within each halfword of GPR rt and store the value into GPR rd.

Description: rd ← SwapBytesWithinHalfwords(rt)

Within each halfword of GPR rt the bytes are swapped, and stored in GPR rd.

Restrictions:

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

Operation:

 $GPR[rd] \leftarrow GPR[rt]_{23..16} \| GPR[rt]_{31..24} \| GPR[rt]_{7..0} \| GPR[rt]_{15..8}$

Exceptions:

Reserved Instruction

Programming Notes:

The WSBH instruction can be used to convert halfword and word data of one endianness to another endianness. The endianness of a word value can be converted using the following sequence:

lw	t0,	0(a1)	/*	Read word value */	
wsbh	t0,	t0	/*	Convert endiannes of the halfwords */	/
rotr	t0,	t0, 16	/*	Swap the halfwords within the words '	* /

Combined with SEH and SRA, two contiguous halfwords can be loaded from memory, have their endianness converted, and be sign-extended into two word values in four instructions. For example:

lw	t0,	0(a1)	/*	Read two contiguous halfwords */
wsbh	t0,	t0	/*	Convert endiannes of the halfwords */
seh	t1,	t0	/*	<pre>t1 = lower halfword sign-extended to word */</pre>
sra	t0,	t0, 16	/*	<pre>t0 = upper halfword sign-extended to word */</pre>

Zero-extended words can be created by changing the SEH and SRA instructions to ANDI and SRL instructions, respectively.

MIPS32 Release 2

Exclusive OR

SPECIAL rs rt rd 0 XOR 000000 rs rt rd 000000 100110 6 5 5 5 5 6	31	2	6 25	21	20 16	15	11 10	6 5	5	0
000000 13 R R 000000 100110 6 5 5 5 5 6		SPECIAL	rs	10	rt	rd	0		XOR	
6 5 5 5 5 6		000000	15				00000		100110	
		6	5		5	5	5		6	

Format: XOR rd, rs, rt

Purpose:

To do a bitwise logical Exclusive OR

Description: rd \leftarrow rs XOR rt

Combine the contents of GPR rs and GPR rt in a bitwise logical Exclusive OR operation and place the result into GPR rd.

Restrictions:

None

Operation:

GPR[rd] ← GPR[rs] xor GPR[rt]

Exceptions:

None

MIPS32

Exclusive OR Immediate

31	26	25 21	20 16	15 0
XORI		r e	t	immediata
001110		15	It	minediate
6		5	5	16

Format: XORI rt, rs, immediate

MIPS32

XORI

Purpose:

To do a bitwise logical Exclusive OR with a constant

Description: rt ← rs XOR immediate

Combine the contents of GPR *rs* and the 16-bit zero-extended *immediate* in a bitwise logical Exclusive OR operation and place the result into GPR *rt*.

Restrictions:

None

Operation:

Exceptions:

None
Instruction Bit Encodings

A.1 Instruction Encodings and Instruction Classes

Instruction encodings are presented in this section; field names are printed here and throughout the book in *italics*.

When encoding an instruction, the primary *opcode* field is encoded first. Most *opcode* values completely specify an instruction that has an *immediate* value or offset.

Opcode values that do not specify an instruction instead specify an instruction class. Instructions within a class are further specified by values in other fields. For instance, *opcode* REGIMM specifies the *immediate* instruction class, which includes conditional branch and trap *immediate* instructions.

A.2 Instruction Bit Encoding Tables

This section provides various bit encoding tables for the instructions of the MIPS32 ISA.

Figure A-1 shows a sample encoding table and the instruction *opcode* field this table encodes. Bits 31..29 of the *opcode* field are listed in the leftmost columns of the table. Bits 28..26 of the *opcode* field are listed along the topmost rows of the table. Both decimal and binary values are given, with the first three bits designating the row, and the last three bits designating the column.

An instruction's encoding is found at the intersection of a row (bits 31..29) and column (bits 28..26) value. For instance, the *opcode* value for the instruction labelled EX1 is 33 (decimal, row and column), or 011011 (binary). Similarly, the *opcode* value for EX2 is 64 (decimal), or 110100 (binary).



Figure A-1 Sample Bit Encoding Table

Tables A-2 through A-20 describe the encoding used for the MIPS32 ISA. Table A-1 describes the meaning of the symbols used in the tables.

	Table A-1 Symbols Used in the Instruction Encoding Tables
Symbol	Meaning
*	Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction must cause a Reserved Instruction Exception.
δ	(Also <i>italic</i> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.
β	Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level or a new revision of the Architecture. Executing such an instruction must cause a Reserved Instruction Exception.
∇	Operation or field codes marked with this symbol represent instructions which were only legal if 64-bit operations were enabled on implementations of Release 1 of the Architecture. In Release 2 of the architecture, operation or field codes marked with this symbol represent instructions which are legal if 64-bit floating point operations are enabled. In other cases, executing such an instruction must cause a Reserved Instruction Exception (non-coprocessor encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor to which access is not allowed).

|--|

I

Symbol	Meaning
θ	Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, MIPS Technologies will assist the partner in selecting appropriate encodings if requested by the partner. The partner is not required to consult with MIPS Technologies when one of these encodings is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction Exception (<i>SPECIAL2</i> encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor to which access is not allowed).
σ	Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction Exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.
ε	Operation or field codes marked with this symbol are reserved for MIPS Application Specific Extensions. If the ASE is not implemented, executing such an instruction must cause a Reserved Instruction Exception.
φ	Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS32 ISA. Software should avoid using these operation or field codes.
Ð	Operation or field codes marked with this symbol are valid for Release 2 implementations of the architecture. Executing such an instruction in a Release 1 implementation must cause a Reserved Instruction Exception.

Table A-1 Symbols Used in the Instruction Encoding Tables

Table A-2 MIPS32 Encoding of the Opcode Field

opcode		bits 2826							
		0	1	2	3	4	5	6	7
bits 3129		000	001	010	011	100	101	110	111
0	000	SPECIAL δ	<i>REGIMM</i> δ	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010	СОР0 б	<i>COP1</i> δ	<i>COP2</i> θδ	$COP1X^1 \delta$	BEQL ø	BNEL Ø	BLEZL Ø	BGTZL ø
3	011	β	β	β	β	SPECIAL2 δ	JALX ε	ε	$\substack{SPECIAL3^2\\ \delta \oplus}$
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	β
5	101	SB	SH	SWL	SW	β	β	SWR	CACHE
6	110	LL	LWC1	LWC2 0	PREF	β	LDC1	LDC2 0	β
7	111	SC	SWC1	SWC2 0	*	β	SDC1	SDC2 0	β

1. In Release 1 of the Architecture, the COP1X opcode was called COP3, and was available as another user-available coprocessor. In Release 2 of the Architecture, a full 64-bit floating point unit is available with 32-bit CPUs, and the COP1X opcode is reserved for that purpose on all Release 2 CPUs. 32-bit implementations of Release 1 of the architecture are strongly discouraged from using this opcode for a user-available coprocessor as doing so will limit the potential for an upgrade path to a 64-bit floating point unit.

2. Release 2 of the Architecture added the SPECIAL3 opcode. Implementations of Release 1 of the Architecture signaled a Reserved Instruction Exception for this opcode.

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	SLL^1	ΜΟΥCΙ δ	SRL δ	SRA	SLLV	*	SRLV δ	SRAV
1	001	JR ²	JALR ²	MOVZ	MOVN	SYSCALL	BREAK	*	SYNC
2	010	MFHI	MTHI	MFLO	MTLO	β	*	β	β
3	011	MULT	MULTU	DIV	DIVU	β	β	β	β
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	*	*	SLT	SLTU	β	β	β	β
6	110	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	111	β	*	β	β	β	*	β	β

Table A-3 MIPS32 SPECIAL Opcode Encoding of Function Field

1. Specific encodings of the *rt*, *rd*, and *sa* fields are used to distinguish among the SLL, NOP, SSNOP and EHB functions.

2. Specific encodings of the hint field are used to distinguish JR from JR.HB and JALR from JALR.HB

Table A-4 MIPS32 REGIMM Encoding of rt Field

	rt	bits 1816							
		0	1	2	3	4	5	6	7
bits 2019		000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL Ø	BGEZL Ø	*	*	*	*
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	10	BLTZAL	BGEZAL	BLTZALL Ø	BGEZALL Ø	*	*	*	*
3	11	*	*	*	*	*	*	*	SYNCI \oplus

Table A-5 MIPS32 SPECIAL2 Encoding of Function Field

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bits 53		000	001	010	011	100	101	110	111
0	000	MADD	MADDU	MUL	θ	MSUB	MSUBU	θ	θ
1	001	θ	θ	θ	θ	θ	θ	θ	θ
2	010	θ	θ	θ	θ	θ	θ	θ	θ
3	011	θ	θ	θ	θ	θ	θ	θ	θ
4	100	CLZ	CLO	θ	θ	β	β	θ	θ
5	101	θ	θ	θ	θ	θ	θ	θ	θ
6	110	θ	θ	θ	θ	θ	θ	θ	θ
7	111	θ	θ	θ	θ	θ	θ	θ	SDBBP o

Table A-6 MIPS32 SPECIAL3¹ Encoding of Function Field for Release 2 of the Architecture

fui	nction	bits 20							
		0	1	2	3	4	5	6	7
bits 53		000	001	010	011	100	101	110	111
0	000	EXT ⊕	β	β	β	INS \oplus	β	β	β
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	$BSHFL \oplus \delta$	*	*	*	β	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	RDHWR ⊕	*	*	*	*

I

I

1. Release 2 of the Architecture added the SPECIAL3 opcode. Implementations of Release 1 of the Architecture signaled a Reserved Instruction Exception for this opcode and all function field values shown above.

tf	bit 16	
	0	1
	MOVF	MOVT

Table A-7 MIPS32 MOVCI Encoding of tf Bit

Table A-8 MIPS32¹ SRL Encoding of Shift/Rotate

R	bit 21	
	0	1
	SRL	ROTR

 Release 2 of the Architecture added the ROTR instruction. Implementations of Release 1 of the Architecture ignored bit 21 and treated the instruction as an SRL

Table A-9 MIPS32¹ SRLV Encoding of Shift/Rotate

R	bit 6	
	0	1
	SRLV	ROTRV

 Release 2 of the Architecture added the ROTRV instruction. Implementations of Release 1 of the Architecture ignored bit 6 and treated the instruction as an SRLV

Table A-10 MIPS32 BSHFL Encoding of sa Field¹

	sa	bits 86							
		0	1	2	3	4	5	6	7
bits 109		000	001	010	011	100	101	110	111
0	00			WSBH					
1	01								
2	10	SEB							
3	11	SEH							

1. The sa field is sparsely decoded to identify the final instructions. Entries in this table with no mnemonic are reserved for future use by MIPS Technologies and may or may not cause a Reserved Instruction exception.

	rs	bits 2321							
		0	1	2	3	4	5	6	7
bits	2524	000	001	010	011	100	101	110	111
0	00	MFC0	β	*	*	MTC0	β	*	*
1	01	*	*	RDPGPR \oplus	$MFMC0^1 \delta \oplus$	*	*	WRPGPR \oplus	*
2	10	C0 8							
3	11								

Table A-11 MIPS32 COP0 Encoding of rs Field

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

1. Release 2 of the Architecture added the MFMC0 function, which is further decoded as the DI and EI instructions.

fui	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	ts 53	000	001	010	011	100	101	110	111
0	000	*	TLBR	TLBWI	*	*	*	TLBWR	*
1	001	TLBP	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	ERET	*	*	*	*	*	*	DERET σ
4	100	WAIT	*	*	*	*	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

Table A-12 MIPS32 COP0 Encoding of Function Field When rs=CO

Table A-13 MIPS32 COP1 Encoding of rs Field

	rs	bits 2321							
		0	1	2	3	4	5	6	7
bits 2524		000	001	010	011	100	101	110	111
0	00	MFC1	β	CFC1	MFHC1 ⊕	MTC1	β	CTC1	MTHC1 ⊕
1	01	<i>BC1</i> δ	ΒC1ΑΝΥ2 δε∇	ΒC1ΑΝΥ4 δε∇	*	*	*	*	*
2	10	Sδ	Dδ	*	*	Wδ	Lδ	PS δ	*
3	11	*	*	*	*	*	*	*	*

Table A-14 MIPS32 COP1 Encoding of Function Field When rs=S

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	ts 53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	001	ROUND.L ∇	TRUNC.L ∇	CEIL.L ∇	FLOOR.L ∇	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	*	MOVCF δ	MOVZ	MOVN	*	RECIP ∇	RSQRT ∇	*
3	011	*	*	*	*	RECIP2 $\varepsilon \nabla$	RECIP1 ε∇	RSQRT1 ε∇	RSQRT2 ε∇
4	100	*	CVT.D	*	*	CVT.W	CVT.L ∇	CVT.PS∇	*
5	101	*	*	*	*	*	*	*	*
6	110	C.F CABS.F ε∇	C.UN CABS.UN ε∇	C.EQ CABS.EQ ε∇	C.UEQ CABS.UEQ ε∇	C.OLT CABS.OLT ε∇	$\begin{array}{c} \text{C.ULT}\\ \text{CABS.ULT} \epsilon \nabla \end{array}$	C.OLE CABS.OLE $\epsilon \nabla$	$\begin{array}{c} \text{C.ULE} \\ \text{CABS.ULE} \epsilon \nabla \end{array}$
7	111	C.SF CABS.SF ε∇	C.NGLE CABS.NGLE ε∇	C.SEQ CABS.SEQ ε∇	C.NGL CABS.NGL ε∇	C.LT CABS.LT ε∇	C.NGE CABS.NGE ε∇	C.LE CABS.LE ε∇	C.NGT CABS.NGT ε∇

I

I

fui	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	ts 53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	001	ROUND.L ∇	TRUNC.L ∇	CEIL.L ∇	FLOOR.L ∇	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	*	MOVCF δ	MOVZ	MOVN	*	RECIP ∇	RSQRT ∇	*
3	011	*	*	*	*	RECIP2 ε∇	RECIP1 ε∇	RSQRT1 ε∇	RSQRT2 ε∇
4	100	CVT.S	*	*	*	CVT.W	CVT.L ∇	*	*
5	101	*	*	*	*	*	*	*	*
6	110	C.F CABS.F ε∇	C.UN CABS.UN ε∇	C.EQ CABS.EQ ε∇	C.UEQ CABS.UEQ ε∇	C.OLT CABS.OLT ε∇	C.ULT CABS.ULT ε∇	C.OLE CABS.OLE ε∇	C.ULE CABS.ULE ε∇
7	111	C.SF CABS.SF ε∇	C.NGLE CABS.NGLE ε∇	C.SEQ CABS.SEQ ε∇	C.NGL CABS.NGL ε∇	C.LT CABS.LT ε∇	C.NGE CABS.NGE ε∇	C.LE CABS.LE ε∇	C.NGT CABS.NGT ε∇

Table A-15 MIPS32 COP1 Encoding of Function Field When rs=D

Table A-16 MIPS32 *COP1* Encoding of Function Field When $rs=W \text{ or } L^1$

fu	nction	bits 20							
		0	1	2	3	4	5	6	7
bi	ts 53	000	001	010	011	100	101	110	111
0	000	*	*	*	*	*	*	*	*
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	CVT.D	*	*	*	*	CVT.PS.PW ε∇	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

1. Format type L is legal only if 64-bit floating point operations are enabled.

I

I

Table A-17 MIPS64 *COP1* Encoding of Function Field When rs=PS¹

fui	iction	bits 20							
		0	1	2	3	4	5	6	7
bi	ts 53	000	001	010	011	100	101	110	111
0	000	ADD ∇	SUB ∇	MUL V	*	*	ABS ∇	MOV ∇	NEG ∇
1	001	*	*	*	*	*	*	*	*
2	010	*	MOVCF δ∇	MOVZ ∇	MOVN ∇	*	*	*	*
3	011	ADDR ε∇	*	MULR ε∇	*	RECIP2 ε∇	RECIP1 ε∇	RSQRT1 ε∇	RSQRT2 ε∇
4	100	CVT.S.PU ∇	*	*	*	CVT.PW.PS $\varepsilon \nabla$	*	*	*
5	101	CVT.S.PL ∇	*	*	*	PLL.PS ∇	PLU.PS ∇	PUL.PS V	PUU.PS ∇
6	110	$\begin{array}{c} \text{C.F } \nabla \\ \text{CABS.F } \epsilon \nabla \end{array}$	$\begin{array}{c} \text{C.UN } \nabla \\ \text{CABS.UN } \epsilon \nabla \end{array}$	C.EQ ∇ CABS.EQ $\epsilon \nabla$	C.UEQ ∇ CABS.UEQ $\epsilon \nabla$	$\begin{array}{c} \text{C.OLT } \nabla \\ \text{CABS.OLT } \epsilon \nabla \end{array}$	$\begin{array}{c} \text{C.ULT } \nabla \\ \text{CABS.ULT } \epsilon \nabla \end{array}$	C.OLE ∇ CABS.OLE $\epsilon \nabla$	C.ULE ∇ CABS.ULE $\epsilon \nabla$
7	111	C.SF ∇ CABS.SF ε∇	C.NGLE ∇ CABS.NGLEε∇	C.SEQ ∇ CABS.SEQ $\epsilon \nabla$	C.NGL ∇ CABS.NGL $\epsilon \nabla$	C.LT ∇ CABS.LT ε∇	C.NGE ∇ CABS.NGE ε∇	C.LE ∇ CABS.LE ε∇	C.NGT ∇ CABS.NGT ε∇

1. Format type PS is legal only if 64-bit floating point operations are enabled.

Table A-18 MIPS32 COP1 Encoding of tf Bit When rs=S, D, or PS, Function=MOVCF

tf	bit 16	
	0	1
	MOVF.fmt	MOVT.fmt

I

	rs	bits 2321								
		0	1	2	3	4	5	6	7	
bits	2524	000	001	010	011	100	101	110	111	
0	00	MFC2 0	β	CFC2 0	MFHC2 $\theta \oplus$	MTC2 0	β	CTC2 0	MTHC2 $\theta \oplus$	
1	01	BC2 0	*	*	*	*	*	*	*	
2	10	C2 AS								
3	11	C2 0 0								

Table A-19 MIPS32 COP2 Encoding of rs Field

Table A-20 MIPS64 COP1X Encoding of Function Field¹

fun	oction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	LWXC1 ∇	LDXC1 ∇	*	*	*	LUXC1 ∇	*	*
1	001	SWXC1 ∇	SDXC1 ∇	*	*	*	SUXC1 ∇	*	PREFX ∇
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	ALNV.PS ∇	*
4	100	MADD.S ∇	MADD.D ∇	*	*	*	*	MADD.PS ∇	*
5	101	MSUB.S ∇	MSUB.D ∇	*	*	*	*	MSUB.PS ∇	*
6	110	NMADD.S ∇	NMADD.D ∇	*	*	*	*	NMADD.PS ∇	*
7	111	NMSUB.S ∇	NMSUB.D ∇	*	*	*	*	NMSUB.PS ∇	*

1. COP1X instructions are legal only if 64-bit floating point operations are enabled.

A.3 Floating Point Unit Instruction Format Encodings

Instruction format encodings for the floating point unit are presented in this section. This information is a tabular presentation of the encodings described in tables Table A-13 and Table A-20 above.

fmt (bits 25 COP1 o	field 521 of opcode)	fmt3 (bits 2 COP1X	field 20 of opcode)					
Decimal Hex		Decimal	Hex	Mnemonic	Name	Bit Width	Data Type	
015	000F			Used to encode Coprocessor 1 interface instructions (MFC CTC1, etc.). Not used for format encoding.				
16	10	0	0	S	Single	32	Floating Point	
17	11	1	1	D	Double	64	Floating Point	
1819	1213	23	23	Reserved for f	uture use by the	architecture.		
20	14	4	4	W	Word	32	Fixed Point	
21	15	5	5	L	Long	64	Fixed Point	
22	16	6	6	PS	Paired Single	2 × 32	Floating Point	
23	17	7	7	7 Reserved for future use by the architecture.				

 Table A-21 Floating Point Unit Instruction Format Encodings

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

<i>fmt</i> field (bits 2521 of COP1 opcode)		<i>fmt3</i> (bits 2 COP1X	field 20 of opcode)					
Decimal	Hex	Decimal	Hex	Mnemonic	Name	Bit Width	Data Type	
2431	181F			Reserved for future use by the architecture. Not available for <i>fmt3</i> encoding.				

Table A-21 Floating Point Unit Instruction Format Encodings

Revision History

In the left hand page margins of this document you may find vertical change bars to note the location of significant changes to this document since its last release. Significant changes are defined as those which you should take note of as you use the MIPS IP. Changes to correct grammar, spelling errors or similar may or may not be noted with change bars. Change bars will be removed for changes which are more than one revision old.

Please note: Limitations on the authoring tools make it difficult to place change bars on changes to figures. Change bars on figure titles are used to denote a potential change in the figure itself.

Revision	Date	Description
0.90	November 1, 2000	Internal review copy of reorganized and updated architecture documentation.
0.91	November 15, 2000	External review copy of reorganized and updated architecture documentation.
0.92	December 15, 2000	Changes in this revision:
		• Correct sign in description of MSUBU.
		 Update JR and JALR instructions to reflect the changes required by MIPS16.
0.95	March 12, 2001	Update for second external review release.
	August 29, 2002	Updated based on feedback from all reviews.
		 Add missing optional select field syntax in mtc0/mfc0 instruction descriptions.
		• Correct the PREF instruction description to acknowledge that the PrepareForStore function does, in fact, modify architectural state.
		• To provide additional flexibility for Coprocessor 2 implementations, extend the <i>sel</i> field for DMFC0, DMTC0, MFC0, and MTC0 to be 8 bits.
		• Update the PREF instruction to note that it may not update the state of a locked cache line.
		• Remove obviously incorrect documentation in DIV and DIVU with regard to putting smaller numbers in register <i>rt</i> .
		• Fix the description for MFC2 to reflect data movement from the coprocessor 2 register to the GPR, rather than the other way around.
1.00		• Correct the pseudo code for LDC1, LDC2, SDC1, and SDC2 for a MIPS32 implementation to show the required word swapping.
		• Indicate that the operation of the CACHE instruction is UNPREDICTABLE if the cache line containing the instruction is the target of an invalidate or writeback invalidate.
		• Indicate that an Index Load Tag or Index Store Tag operation of the CACHE instruction must not cause a cache error exception.
		• Make the entire right half of the MFC2, MTC2, CFC2, CTC2, DMFC2, and DMTC2 instructions implementation dependent, thereby acknowledging that these fields can be used in any way by a Coprocessor 2 implementation.
		• Clean up the definitions of LL, SC, LLD, and SCD.
		• Add a warning that software should not use non-zero values of the stype field of the SYNC instruction.
		• Update the compatibility and subsetting rules to capture the current requirements.

MIPS32[™] Architecture For Programmers Volume II, Revision 2.00

Revision	Date	Description
1.90	September 1, 2002	Merge the MIPS Architecture Release 2 changes in for the first release of a Relesae 2 processor. Changes in this revision include:
		• All new Release 2 instructions have been included: DI, EHB, EI, EXT, INS, JALR.HB, JR.HB, MFHC1, MFHC2, MTHC1, MTHC2, RDHWR, RDPGPR, ROTR, ROTRV, SEB, SEH, SYNCI, WRPGPR, WSBH.
		• The following instruction definitions changed to reflect Release 2 of the Architecture: DERET, ERET, JAL, JALR, JR, SRL, SRLV
		• With support for 64-bit FPUs on 32-bit CPUs in Release 2, all floating point instructions that were previously implemented by MIPS64 processors have been modified to reflect support on either MIPS32 or MIPS64 processors in Release 2.
		• All pseudo-code functions have been udpated, and the Are64bitFPOperationsEnabled function was added.
		• Update the instruction encoding tables for Release 2.
2.00	June 9, 2003	Continue with updates to merge Release 2 changes into the document. Changes in this revision include:
		• Correct the target GPR (from rd to rt) in the SLTI and SLTIU instructions. This appears to be a day-one bug.
		• Correct CPR number, and missing data movement in the pseudocode for the MTC0 instruction.
		• Add note to indicate that the CACHE instruction does not take Address Error Exceptions due to mis-aligned effective addresses.
		• Update SRL, ROTR, SRLV, ROTRV, DSRL, DROTR, DSRLV, DROTRV, DSRL32, and DROTR32 instructions to reflect a 1-bit, rather than a 4-bit decode of shift vs. rotate function.
		• Add programming note to the PrepareForStore PREF hint to indicate that it can not be used alone to create a bzero-like operation.
		 Add note to the PREF and PREFX instruction indicating that they may cause Bus Error and Cache Error exceptions, although this is typically limited to systems with high-reliability requirements.
		• Update the SYNCI instruction to indicate that it should not modify the state of a locked cache line.
		• Establish specific rules for when multiple TLB matches can be reported (on writes only). This makes software handling easier.